## feATURES

- High Efficiency: Up to 96\%
- Very Low Quiescent Supply Current: $32 \mu \mathrm{~A}$ During Linear Regulator Operation
- 600mA Output Current (Buck Converter)
- Optionally Operates as Linear Regulator Below 3mA-External or Automatic ON/OFF
- 2.5V to 5.5V Input Voltage Range
- 1.5MHz or 2.25MHz Constant Frequency Operation or External Synchronization
- No Schottky Diode Required
- Low Dropout Operation: 100\% Duty Cycle
- 0.6V Reference Allows Low Output Voltages
- Shutdown Mode Draws <1ヶA Supply Current
- Current Mode Operation for Excellent Line and Load Transient Response
- Overtemperature Protected
- Low Profile ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) 8-Lead DFN and 8-Lead MSOP Packages


## APPLICATIONS

- Cellular Telephones
- Personal Information Appliances
- Wireless and DSL Modems
- Digital Still Cameras
- MP3 Players
- Portable Instruments


## $1.5 \mathrm{MHz} / 2.25 \mathrm{MHz}, 600 \mathrm{~mA}$ Synchronous Step-Down Regulator with LDO Mode DEsCriPTIO

The LTC ${ }^{\circledR} 3448$ is a high efficiency, monolithic, synchronous buck regulator using a constant frequency, current mode architecture. Supply current during operation is only $32 \mu \mathrm{~A}$ (linear regulator mode) and drops to $<1 \mu \mathrm{~A}$ in shutdown. The 2.5 V to 5.5 V input voltage range makes the LTC3448 ideally suited for single Li-Ion battery-powered applications. $100 \%$ duty cycle provides low dropout operation, extending battery life in portable systems. At moderate outputload levels, PWM pulse skipping mode operation provides very low output ripple voltage for noise sensitive applications.
The LTC3448 automatically switches into linear regulator operation at very low load currents to maintain $<5 \mathrm{~m} V_{\text {P-P }}$ output voltage ripple. Supply current in this mode is typically $32 \mu \mathrm{~A}$. The switch to linear regulator mode occurs at a threshold of 3 mA . Linear regulator operation can be set to on, off or automatic turn on/off.

Switching frequency is selectable at either 1.5 MHz or 2.25 MHz , allowing the use of small surface mount inductors and capacitors.

The internal synchronous switch increases efficiency and eliminates the need for an external Schottky diode. Low output voltages are easily supported with the 0.6 V feedback reference voltage. The LTC3448 is available in a low profile $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN package or thermally enhanced 8 -lead MSOP.

## TYPICAL APPLICATION

1.5V High Efficiency Regulator with Automatic LDO Mode


Efficiency and Power Loss vs Load Current


## ABSOLUTG MAXIMUUM RATInGS (Note 1)

| Input Supply Voltage .............................. -0.3 V to 6V | $V_{\text {OUT }}($ LDO) Source Current .............................. 25 mA |
| :---: | :---: |
| RUN, SYNC Voltages ................. -0.3V to (VIN +0.3 V ) | Peak SW Sink and Source Current ...................... 1.3A |
| MODE Voltage .......................... -0.3 V to ( $\mathrm{V}_{\text {IN }}+0.3 \mathrm{~V}$ ) | Operating Temperature Range (Note 2) .. $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| FREQ, $\mathrm{V}_{\text {FB }}$ Voltages .................... -0.3 V to ( $\left.\mathrm{V}_{\text {IN }}+0.3 \mathrm{~V}\right)$ | Junction Temperature (Notes 3, 7) .................... $125^{\circ} \mathrm{C}$ |
| SW Voltage .............................. -0.3V to (VIN +0.3 V ) | Storage Temperature Range ............... $-65^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| $V_{\text {OUT }}$ Voltage ............................ -0.3 V to ( $\mathrm{V}_{\text {IN }}+0.3 \mathrm{~V}$ ) | Lead Temperature (Soldering, 10 sec ) |
| P-Channel Switch Source Current (DC) ............ 800mA | MSOP Only ............................................... 300${ }^{\circ} \mathrm{C}$ |
| N-Channel Switch Sink Current (DC) ................ 800 mA |  |

PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |  | ORDER PART NUMBER |
| :---: | :---: | :---: | :---: |
|  | LTC3448EDD |  | LTC3448EMS8E |
| DD PACKAGE | DD PART MARKING |  | MS8 PART MARKING |
| 8-LEAD ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) PLASTIC DFN <br> $\mathrm{T}_{\mathrm{JMax}}=125^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=43^{\circ} \mathrm{C} / \mathrm{W}$ EXPOSED PAD (PIN 9) IS GND MUST BE SOLDERED TO PCB | LBMJ |  | LTBMK |

Consult LTC Marketing for parts specified with wider operating temperature ranges.

## ELECTRICRL CHARACTERISTICS The • denotes specifications which apply over the full operating

temperature range, otherwise specifications are $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{I N}=3.6 \mathrm{~V}$ unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $l_{\text {VFB }}$ | Feedback Current |  | $\bullet$ |  |  | $\pm 30$ | nA |
| $V_{\text {FB }}$ | Regulated Feedback Voltage (Note 4) | $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq 85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq 85^{\circ} \mathrm{C} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 0.5880 \\ & 0.5865 \\ & 0.5850 \end{aligned}$ | $\begin{aligned} & 0.6 \\ & 0.6 \\ & 0.6 \end{aligned}$ | $\begin{aligned} & 0.6120 \\ & 0.6135 \\ & 0.6150 \end{aligned}$ | V V V |
| $\Delta \mathrm{V}_{\mathrm{FB}}$ | Reference Voltage Line Regulation | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to 5.5V (Note 4) | $\bullet$ |  | 0.2 | 0.4 | \%/V |
| $\Delta \mathrm{V}_{\text {OVL }}$ | Output Overvoltage Lockout | $\begin{aligned} & \Delta V_{\text {OVL }}=V_{\text {OVL }}-V_{\text {FB }} \\ & \Delta V_{\text {OVL }}=\left(V_{\text {OVL }}-V_{\text {OUT }}\right) \cdot 100 / N_{\text {OUT }} \end{aligned}$ |  | $\begin{aligned} & 15 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 35 \\ & 5.8 \end{aligned}$ | $\begin{aligned} & 55 \\ & 9.2 \end{aligned}$ | $\begin{gathered} \mathrm{mV} \\ \% \end{gathered}$ |
| $\Delta \mathrm{V}_{\text {OUT }}$ | Output Voltage Line Regulation | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to 5.5 V (LDO) |  |  | 0.1 | 0.8 | \%/V |
| $\mathrm{l}_{\text {PK }}$ | Peak Inductor Current | $\begin{aligned} & V_{\text {FB }}=0.5 \mathrm{~V} \text { or } \mathrm{V}_{\text {OUT }}=90 \%, \\ & \text { Duty } \mathrm{Cycle}<35 \% \end{aligned}$ |  | 0.7 | 1 | 1.3 | A |
| V LOADREG | Output Voltage Load Regulation | LDO, 1 mA to 10 mA |  |  | 0.5 |  | \%/V |
| $\mathrm{V}_{\text {OUT(MAX) }}$ | Maximum Output Voltage | (Note 9) |  | $\mathrm{V}_{\text {IN }}-0.7$ | $\mathrm{V}_{\text {IN }}-0.3$ |  | V |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage Range |  | $\bullet$ | 2.5 |  | 5.5 | V |

## ELETRIGA CMARACTERISTCS The e denotes specifications which apply over the full operating

 temperature range, otherwise specifications are $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{I N}=3.6 \mathrm{~V}$ unless otherwise specified.| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Is | Input DC Bias Current Active Mode (Pulse Skip, No LRO) | $\begin{array}{\|l} \hline V_{\text {IN }}=3.6 \mathrm{~V}(\text { Note } 5) \\ V_{\text {FB }}=0.5 \mathrm{~V} \text { or } V_{\text {OUT }}=90 \%, \mathrm{I}_{\text {LOAD }}=0 \mathrm{~A}, 1.5 \mathrm{MHz} \\ V_{F B}=0.5 \mathrm{~V} \text { or } \mathrm{V}_{\text {OUT }}=90 \%, \mathrm{I}_{\text {LOAD }}=0 \mathrm{~A}, 2.25 \mathrm{MHz} \\ \hline \end{array}$ |  |  | $\begin{aligned} & 250 \\ & 275 \end{aligned}$ | $\begin{aligned} & 375 \\ & 400 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
|  | Linear Regulator Operation (LRO) | $\mathrm{I}_{\text {LOAD }} \leq \mathrm{I}_{\text {LDO(ON }}$ |  |  | 32 | 43 | $\mu \mathrm{A}$ |
|  | Shutdown | $\mathrm{V}_{\text {RUN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{f}_{\text {OSC }}$ | Oscillator Frequency | $\begin{aligned} & \text { FREQ }=\text { Low, } \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V} \\ & \text { FREQ }=\text { High } \end{aligned}$ | $\bullet$ | $\begin{aligned} & 1.2 \\ & 1.8 \end{aligned}$ | $\begin{gathered} \hline 1.5 \\ 2.25 \end{gathered}$ | $\begin{aligned} & 1.8 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{f}_{\text {SYNC }}$ | Synchronization Frequency | (Note 6) |  | 1.5 |  | >4 | MHz |
| $\mathrm{V}_{\text {TH(SYNC) }}$ | SYNC Activation Input Threshold |  |  |  | 1 | 1.3 | V |
| RPFET | $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ of P-Channel FET | $\mathrm{I}_{\mathrm{SW}}=100 \mathrm{~mA}$ |  |  | 0.4 |  | $\Omega$ |
| $\mathrm{R}_{\text {NFET }}$ | $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ of N -Channel FET | $\mathrm{I}_{\text {SW }}=-150 \mathrm{~mA}$ |  |  | 0.35 |  | $\Omega$ |
| ILSW | SW Leakage | $\mathrm{V}_{\text {RUN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {SW }}=0 \mathrm{~V}$ or $5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}$ |  |  | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {RUNH }}$ | RUN Threshold High |  | $\bullet$ | 1.5 |  |  | V |
| VRUNL | RUN Threshold Low |  | $\bullet$ |  |  | 0.3 | V |
| IRUN | RUN Leakage Current |  | $\bullet$ |  | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {FREQH }}$ | FREQ Threshold High |  | $\bullet$ | $\mathrm{V}_{\text {IN }}-1$ |  |  | V |
| $\mathrm{V}_{\text {FREQL }}$ | FREQ Threshold Low |  | $\bullet$ |  |  | 1 | V |
| $\mathrm{I}_{\text {FREQ }}$ | FREQ Leakage Current |  | $\bullet$ |  | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {MODEH }}$ | MODE Threshold High |  | $\bullet$ | $\mathrm{V}_{\text {IN }}-0.15$ |  |  | V |
| $\mathrm{V}_{\text {MODEL }}$ | MODE Threshold Low |  | $\bullet$ |  |  | 0.12 | V |
| $I_{\text {mode }}$ | MODE Leakage Current |  | $\bullet$ |  | $\pm 0.1$ | $\pm 1$ | $\mu \mathrm{A}$ |
| ISYNC | SYNC Leakage Current |  | $\bullet$ |  | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |
| LLDO(ON) | LRO ON Load Current Threshold | 2.2mH Inductor (Note 8) |  |  | 3 | 5 | mA |
| Lldo(OfF) | LRO OFF Load Current Threhold |  |  | 8 | 11 | 17 | mA |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: The LTC3448E is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. Specifications over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating temperature range are assured by design, characterization and correlation with statistical process controls.
Note 3: $T_{\mathrm{J}}$ is calculated from the ambient temperature $T_{\mathrm{A}}$ and power dissipation $P_{D}$ according to the following formula:

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\left(\mathrm{P}_{\mathrm{D}}\right)\left(43^{\circ} \mathrm{C} / \mathrm{W}\right)
$$

Note 4: The LTC3448 is tested in a proprietary test mode that connects $V_{F B}$ to the output of the error amplifier.
Note 5: Dynamic supply current is higher due to the gate charge being delivered at the switching frequency. LRO is "linear regulator operation."

Note 6: 4MHz operation is guaranteed by design but is not production tested and is subject to duty cycle limitations.
Note 7: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed $125^{\circ} \mathrm{C}$ when overtemperature is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.
Note 8: The load current below which the switching regulator turns off and the LDO turns on is, to first order, inversely proportional to the value of the inductor. This effect is covered in more detail in the Operation section. This parameter is not production tested but is guaranteed by design.
Note 9: For $2.5 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<2.7 \mathrm{~V}$ the output voltage is limited to $\mathrm{V}_{\text {IN }}-0.7 \mathrm{~V}$ to ensure regulation in linear regulator mode. This parameter is not production tested but is guaranteed by design.

## TYPICAL PERFORmANCE CHARACTERISTICS

(From Figure1a Except for the Resistive Divider Resistor Values)


Efficiency vs Load Current (Switcher Only)


23448 G 04

## Oscillator Frequency

 vs Supply Voltage

Efficiency vs Load Current


Reference Voltage vs Temperature


Efficiency vs Load Current


## Oscillator Frequency vs Temperature



3448 G06


## TYPICAL PGRFORMANCE CHARACTERISTICS

(From Figure1a Except for the Resistive Divider Resistor Values)



3448 G13

$V_{\text {OUT }}=1.5 \mathrm{~V}$

Dynamic Supply Current vs Supply Voltage


3448 G11
Switch Leakage vs Input Voltage


Dynamic Supply Current vs Temperature


Start-Up from Shutdown



## TYPICAL PGRFORMANCE CHARACTERISTICS

(From Figure 1a Except for the Resistive Divider Resistor Values)



## PIn functions

$V_{\text {FB }}$ (Pin 1): Feedback Pin. This pin receives the feedback voltage from an external resistive divider across the output.
$\mathrm{V}_{\text {OUT }}$ (Pin 2): Output Pin. This pin connects to an external resistor divider and the linear regulator output. Connect externally to the inductor and the output capacitor. The internal linear regulator will supply current up to the LDO(OFF) Current. Load currents above that are supplied by the buck regulator. Internal circuitry automatically enables the buck switching regulator at load currents higher than the $l_{\text {LDO(OFF). }}$. The minimum required capacitance on this pin is $2 \mu \mathrm{~F}$.

MODE (Pin 3): Linear Regulator Control. Grounding this pin turns off the linear regulator. Setting this pin to $V_{\text {IN }}$ turns on the linear regulator regardless of the load current. Tying this pin midrange (i.e., to $\vee_{\text {OUT }}$ ) will place the linear regulator in auto mode, where turn on/off is a function of the load current. In applications where MODE is externally driven high or low, this pin should be held low for $50 \mu \mathrm{~s}$ after the RUN pin is pulled high.
$\mathbf{V}_{\text {IN }}$ (Pin 4): Main Supply Pin. This pin must be closely decoupled to GND with a $2.2 \mu \mathrm{~F}$ or greater ceramic capacitor.

SW (Pin 5): Switch Node Connection to Inductor. This pin connects to the drains of the internal main and synchronous power MOSFET switches.

FREQ (Pin 6): Frequency Select. Switching frequency is set to 1.5 MHz when $\mathrm{FREQ}=0 \mathrm{~V}$ and to 2.25 MHz when FREQ $=\mathrm{V}_{\text {IN }}$. Do not float this pin.

SYNC (Pin 7): External Synchronization Pin. The oscillation frequency can be synchronized to an external oscillator applied to this pin. For external frequencies above 2.2MHz, pull FREQ high.

RUN (Pin 8): Run Control Input. Forcing this pin above 1.5 V enables the part. Forcing this pin below 0.3 V shuts down the device. In shutdown, all functions are disabled drawing <1 $\mu \mathrm{A}$ supply current. Do not leave RUN floating.

Exposed Pad (Pin 9): Ground. This pin must be soldered to PCB.

## fUnCTIONAL DIAGRAM



Figure 1

## OPERATIOी (Refer to Functional Diagram)

## Main Control Loop

The LTC3448 uses a constant frequency, current mode, step-down architecture. Both the main (P-channel MOSFET) and synchronous ( N -channel MOSFET) switches are internal. During normal operation, the internal top power MOSFET is turned on each cycle when the oscillator sets the RS latch, and turned off when the current comparator, $I_{\text {COMP }}$, resets the RS latch. The peak inductor current at which I COMP resets the RS latch, is controlled by the output of error amplifier EA. When the load current increases, it causes a slight decrease in the feedback voltage $\mathrm{FB}_{\text {INT }}$ relative to the 0.6 V reference, which in turn, causes the EA amplifier's output voltage to increase until the average inductor current matches the new load current. While the top MOSFET is off, the bottom MOSFET is turned on until either the inductor current starts to reverse, as indicated by the current reversal comparator $I_{\text {RCMP }}$, or the beginning of the next clock cycle. The
comparator OVDET guards against transient overshoots 5.8\% by turning off the main switch and keeping it off until the fault is removed.

## Pulse Skipping Mode Operation

At light loads, the inductor current may reach zero or reverse on each pulse. The bottom MOSFET is turned off by the current reversal comparator, I IRCMP, and the switch voltage will ring. This is discontinuous mode operation, and is normal behavior for the switching regulator. At very light loads, the LTC3448 will automatically skip pulses to maintain output regulation.

## Low Ripple LDO Mode Operation

At load currents below $l_{\text {LDO(ON), }}$, and when enabled, the LTC3448 will switch into very low ripple, linear regulating operation (LRO). In this mode, the current is sourced from

## OPERATIOी (Refer to Functional Diagram)

the $\mathrm{V}_{\text {OUT }}$ pin and both the main and synchronous switches are turned off. The control loop is stabilized by the load capacitor and requires a minimum value of $2 \mu \mathrm{~F}$. The LTC3448 will change back to switching mode and turn off the LDO when the load current exceeds approximately 11 mA .

When MODE is connected to an intermediate voltage level (i.e., $V_{\text {OUT }}$ ), this switchover is automatic. If MODE is pulled high to $V_{I N}$, the LDO remains on and the switcher off regardless of the load current. The LDO is capable of providing a maximum of approximately 15 mA before the load regulation will degrade to unacceptable levels. If MODE is pulled to GND, the switcher remains on and the LDO off regardless of the load current.


Figure 2. $\mathrm{I}_{\mathrm{LDO}(\mathrm{ON})}$ vS $\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\text {OUT }}$


Figure 3. $\mathrm{I}_{\text {LDO(ON) }}$ vs $\mathrm{L}_{\text {OUT }}$

Some applications may be able to anticipate the transition from high to low and low to high load currents. In these cases it may be desirable to switch between modes by controlling the MODE pin with a processor signal. In these applications it is important that the MODE pin is pulled high no earlier than $50 \mu \mathrm{~s}$ after the RUN pin is pulled high. This will ensure proper start-up of internal reference circuitry.
The load current liDO(ON) below which the switcher will automatically turn off and the LDO turn on is independent of the external capacitor, and to first order, independent of supply and output voltage. There is an inverse relationship between $I_{\text {LDOON }}$ and the value of the inductor. These dependencies are shown in Figures 2 and 3. Automatic operation with inductor values below $1 \mu \mathrm{H}$ is not recommended.

At the low load currents at which the switcher to linear regulator transition occurs, the switcher is operating in pulse skipping mode. During each switching cycle in this mode, while the synchronous switch (bottom MOSFET) is on, the inductor current decays until the reverse current comparator is triggered. At this occurrence, the bottom MOSFET is turned off. Ideally, this occurs when the inductor current is precisely zero. In reality, because of onchip delays, this current will be negative at higher output voltages.
The internal algorithm which controls the LDO turn-on load current level makes certain assumptions about the amount of charge transferred to the output on each switching cycle. These assumptions are no longer met when the inductor current begins to reverse. This causes the load current at which the transition takes place to move to lower levels at higher output voltages. For this reason use of the LDO auto mode is not recommended for output levels above 2V. For output voltages above 2V, the MODE pin should be driven externally.

## Short-Circuit Protection

When the output is shorted to ground, the main switch cycle will be skipped, and the synchronous switch will remain on for a longer duration. This allows the inductor current more time to decay, thereby preventing runaway.

## OPERATIOी (Refer to Functional Diagram)



Figure 4. Maximum Output Current vs Input Voltage

## Dropout Operation

As the input supply voltage decreases to a value approaching the output voltage, the duty cycle increases toward the maximum on-time. Further reduction of the supply voltage forces the main switch to remain onfor more than one cycle until it reaches $100 \%$ duty cycle. The output voltage will then be determined by the input voltage minus the voltage drop across the P-channel MOSFET and the inductor.
An important detail to remember is that at low input supply voltages, the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the P-channel switch increases
(see Typical Performance Characteristics). Therefore, the user should calculate the power dissipation when the LTC3448 is used at $100 \%$ duty cycle with low input voltage (See Thermal Considerations in the Applications Information section).

## Low Supply Operation

The LTC3448 will operate with input supply voltages as Iow as 2.5 V , but the maximum allowable output current is reduced at this low voltage. Figure 4 shows the reduction in the maximum output current as a function of input voltage for various output voltages.

## Slope Compensation and Inductor Peak Current

Slope compensation provides stability in constant frequency architectures by preventing sub-harmonic oscillations at high duty cycles. It is accomplished internally by adding a compensating ramp to the inductor current signal at duty cycles in excess of $40 \%$. This normally results in a reduction of maximum inductor peak current for duty cycles $>40 \%$. However, the LTC3448 uses a patent-pending scheme that counteracts this compensating ramp, which allows the maximum inductor peak current to remain unaffected throughout all duty cycles.

## APPLICATIONS INFORMATION

The basic LTC3448 application circuit is shown on the first page of this data sheet. External component selection is driven by the load requirement and begins with the selection of L followed by $\mathrm{C}_{\mathrm{IN}}$ and $\mathrm{C}_{0 \mathrm{UT}}$.

## Inductor Selection

For most applications, the value of the inductor will fall in the range of $1 \mu \mathrm{H}$ to $4.7 \mu \mathrm{H}$. Its value is chosen based on the desired ripple current. Large value inductors lower ripple current and small value inductors result in higher ripple currents. Higher $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\text {OUt }}$ also increases the ripple current as shown in equation 1. A reasonable starting point for setting ripple current is $\Delta L_{L}=240 \mathrm{~mA}(40 \%$ of 600 mA$)$.

$$
\begin{equation*}
\Delta L_{L}=\frac{1}{(f)(L)} V_{O U T}\left(1-\frac{V_{O U T}}{V_{I N}}\right) \tag{1}
\end{equation*}
$$

The DC current rating of the inductor should be at least equal to the maximum load current plus half the ripple current to prevent core saturation. Thus, a 720 mA rated inductor should be enough for most applications ( 600 mA +120 mA ). For better efficiency, choose a low DC-resistance inductor.

If the LTC3448 is to be used in auto LDO mode, inductor values less than $1 \mu \mathrm{H}$ should not be used.

Inductor Core Selection
Different core materials and shapes will change the size/ current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and don't radiate much energy, but generally cost more than powdered iron core inductors with similar electrical characteristics. The choice of which style inductor to use often depends more on the price vs size requirements and any radiated field/EMI requirements than on what the LTC3448 requires to operate. Table 1 shows some typical surface mount inductors that work well in LTC3448 applications.

Table 1. Representative Surface Mount Inductors

| PART <br> NUMBER | VALUE <br> $(\mu \mathbf{H})$ | DCR <br> $(\Omega$ MAX $)$ | MAX DC <br> CURRENT $(\mathbf{A})$ | SIZE <br> $\mathbf{W} \times \mathbf{L} \times \mathbf{H}\left(\mathbf{m m}^{3}\right)$ |
| :--- | :---: | :---: | :---: | :---: |
| Sumida | 1.5 | 0.043 | 1.55 | $3.8 \times 3.8 \times 1.8$ |
| CDRH3D16 | 2.2 | 0.075 | 1.20 |  |
|  | 3.3 | 0.110 | 1.10 |  |
|  | 4.7 | 0.162 | 0.90 |  |
| Sumida | 2.2 | 0.116 | 0.950 | $3.5 \times 4.3 \times 0.8$ |
| CMD4D06 | 3.3 | 0.174 | 0.770 |  |
|  | 4.7 | 0.216 | 0.750 |  |
| Coilcraft | 2.2 | 0.104 | 1.8 | $2.5 \times 3.2 \times 2.0$ |
| ME3220 | 3.3 | 0.138 | 1.3 |  |
|  | 4.7 | 0.190 | 1.2 |  |
| Murata | 1.0 | 0.060 | 1.00 | $2.5 \times 3.2 \times 2.0$ |
| LQH3C | 2.2 | 0.097 | 0.79 |  |
|  | 4.7 | 0.150 | 0.65 |  |

## $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {Out }}$ Selection

In continuous mode, the source current of the top MOSFET is a square wave of duty cycle $\mathrm{V}_{\text {OUT }} / V_{\text {IN }}$. To prevent large voltage transients, a low ESR input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$
\mathrm{C}_{\text {IN }} \text { required } \mathrm{I}_{\mathrm{RMS}} \cong \mathrm{I}_{\text {OMAX }} \frac{\left[\mathrm{V}_{\text {OUT }}\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)\right]^{1 / 2}}{\mathrm{~V}_{\text {IN }}}
$$

This formula has a maximum at $\mathrm{V}_{\mathbb{I N}}=2 \mathrm{~V}_{\text {OUT }}$, where $I_{\text {RMS }}=I_{\text {OUT }} / 2$. This simple worst-case condition is commonly used for design. Note that the capacitor manufacturer's ripple current ratings are often based on 2000 hours of life. This makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher
temperature than required. Always consult the manufacturer if there is any question.

The selection of $\mathrm{C}_{\text {Out }}$ is driven by the required effective series resistance (ESR). Typically, once the ESR requirement for $\mathrm{C}_{\text {OUT }}$ has been met, the RMS current rating generally far exceeds the $I_{\text {RIPPLE(P-P) }}$ requirement. In any case, if LDO mode is enabled, the value of Cout must have a minimum value of $2 \mu \mathrm{~F}$ to ensure loop stability. The output ripple $\Delta \mathrm{V}_{\text {OUT }}$ is determined by:

$$
\Delta \mathrm{V}_{O U T} \cong \Delta \mathrm{I}_{\mathrm{L}}\left(\mathrm{ESR}+\frac{1}{8 \mathrm{f} \mathrm{C}_{0 U T}}\right)
$$

where $f=$ operating frequency, $C_{\text {OUT }}=$ output capacitance and $\Delta l_{L}=$ ripple current in the inductor. For a fixed output voltage, the output ripple is highest at maximum input voltage since $\Delta I_{L}$ increases with input voltage.
Aluminum electrolytic and dry tantalum capacitors are both available in surface mount configurations. In the case of tantalum, it is critical that the capacitors are surge tested for use in switching power supplies. An excellent choice is the AVX TPS series of surface mount tantalum. These are specially constructed and tested for low ESR so they give the lowest ESR for a given volume. Other capacitor types include Sanyo POSCAP, Kemet T510 and T495 series, and Sprague 593D and 595D series. Consult the manufacturer for other specific recommendations.

## Using Ceramic Input and Output Capacitors

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. Because the LTC3448's control loop does not depend on the output capacitor's ESR for stable operation, ceramic capacitors can be used freely to achieve very low output ripple and small circuit size.

However, care must be taken when ceramic capacitors are used at the input and the output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, $\mathrm{V}_{\text {IN }}$. At best, this ringing can couple to the output and be mistaken as loop instability. At

## APPLICATIONS INFORMATION

worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at $\mathrm{V}_{\text {IN }}$, large enough to damage the part.

When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size.

## Output Voltage Programming

The output voltage is set by tying $\mathrm{V}_{\text {FB }}$ to a resistive divider according to the following formula:

$$
\begin{equation*}
V_{\text {OUT }}=0.6 \mathrm{~V}\left(1+\frac{\mathrm{R} 2}{\mathrm{R} 1}\right) \tag{2}
\end{equation*}
$$

The external resistive divider is connected to the output, allowing remote voltage sensing as shown in Figure 5.


Figure 5. Setting the LTC3448 Output Voltage

## Efficiency Considerations

The efficiency of a switching regulator is equal to the output power divided by the input power times $100 \%$. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Efficiency can be expressed as:

Efficiency $=100 \%-(L 1+L 2+L 3+\ldots)$
where $\mathrm{L} 1, \mathrm{~L} 2$, etc. are the individual losses as a percentage of input power.
Although all dissipative elements in the circuit produce losses, two main sources usually account for most of the Iosses in LTC3448 circuits: $V_{\text {IN }}$ quiescent current and $I^{2} R$ losses. When in switching mode, $\mathrm{V}_{\mathrm{IN}}$ quiescent current

Ioss dominates the efficiency loss at low load currents, whereas the $I^{2} R$ loss dominates the efficiency loss at medium to high load currents. At very low load currents with the part operating in LDO mode, efficiency can be dominated by $I^{2} \mathrm{R}$ losses in the pass transistor and is a strong function of ( $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}$ ). In a typical efficiency plot, the efficiency curve at very low load currents can be misleading since the actual power lost is of little consequence as illustrated in Figure 6.


Figure 6. Power Loss vs Load Current

1. The $\mathrm{V}_{\mathrm{IN}}$ quiescent current is due to two components: the DC bias current as given in the Electrical Characteristics and the internal main switch and synchronous switch gate charge currents. The gate charge current results from switching the gate capacitance of the internal power MOSFET switches. Each time the gate is switched from high to low to high again, a packet of charge, dQ, moves from $V_{\text {IN }}$ to ground. The resulting $d Q / d t$ is the current out of $V_{\text {IN }}$ that is typically larger than the DC bias current and proportional to frequency. Both the DC bias and gate charge losses are proportional to $V_{\text {IN }}$ and thus their effects will be more pronounced at higher supply voltages.
2. $I^{2} R$ losses are calculated from the resistances of the internal switches, $\mathrm{R}_{\mathrm{SW}}$, and external inductor $\mathrm{R}_{\mathrm{L}}$. In continuous mode, the average output current flowing through inductor $L$ is "chopped" between the main switch and the synchronous switch. Thus, the series resistance looking into the SW pin is a function of both

## APPLICATIONS INFORMATION

top and bottom MOSFET $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ and the duty cycle (DC) as follows:

$$
R_{S W}=\left(R_{D S(O N) T O P}\right)(D C)+\left(R_{D S(O N) B O T}\right)(1-D C)
$$

The $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ for both the top and bottom MOSFETs can be obtained from the Typical Performance Characteristics curves. Thus, to obtain $I^{2} R$ losses, simply add $R_{S W}$ to $R_{L}$ and multiply the result by the square of the average output current.
3. At load currents below the selected threshold the LTC3448 will switch into low ripple LDO mode if enabled. In this case the losses are due to the DC bias currents as given in the electrical characteristics and $I^{2} R$ losses due to the ( $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}$ ) voltage drop across the internal pass transistor.
Other losses when in switching operation, including $\mathrm{C}_{\mathrm{IN}}$ and COUTESR dissipative losses and inductor core losses, generally account for less than $2 \%$ total additional loss.

## Thermal Considerations

The LTC3448 requires the package backplane metal (GND pin) to be well soldered to the PC board. This gives the DFN and MSOP packages exceptional thermal properties, making it difficult in normal operation to exceed the maximum junction temperature of the part. In most applications the LTC3448 does not dissipate much heat due to its high efficiency. In applications where the LTC3448 is running at high ambient temperature with low supply voltage and high duty cycles, such as in dropout, the heat dissipated may exceed the maximum junction temperature of the part if it is not well thermally grounded. If the junction temperature reaches approximately $150^{\circ} \mathrm{C}$, both power switches will be turned off and the SW node will become high impedance.
To avoid the LTC3448 from exceeding the maximum junction temperature, the user will need to do some thermal analysis. The goal of the thermal analysis is to determine whether the power dissipated exceeds the maximum junction temperature of the part. The temperature rise is given by:

$$
T_{R}=P_{D} \theta_{J A}
$$

where $P_{D}$ is the power dissipated by the regulator and $\theta_{\mathrm{JA}}$ is the thermal resistance from the junction of the die to the ambient temperature.

The junction temperature, $T_{J}$, is given by:

$$
T_{J}=T_{A}+T_{R}
$$

where $T_{A}$ is the ambient temperature.
As an example, consider the LTC3448 in dropout at an input voltage of 2.7 V , a load current of 600 mA and an ambient temperature of $70^{\circ} \mathrm{C}$. From the typical performance graph of switch resistance, the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the P-channel switch at $70^{\circ} \mathrm{C}$ is approximately $0.52 \Omega$. Therefore, power dissipated by the part is:

$$
P_{D}=I_{L O A D}^{2} \cdot R_{D S(O N)}=187.2 \mathrm{~mW}
$$

For the $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN package, the $\theta_{\mathrm{JA}}$ is $43^{\circ} \mathrm{C} / \mathrm{W}$. Thus, the junction temperature of the regulator is:

$$
\mathrm{T}_{\mathrm{J}}=85^{\circ} \mathrm{C}+(0.1872)(43)=93^{\circ} \mathrm{C}
$$

which is well below the maximum junction temperature of $125^{\circ} \mathrm{C}$.

Note that at higher supply voltages, the junction temperature is lower due to reduced switch resistance $R_{D S(O N)}$.

## Checking Transient Response

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When a load step occurs, VOUT immediately shifts by an amount equal to ( $\Delta L_{\text {LOAD }} \bullet E S R$ ), where ESR is the effective series resistance of $\mathrm{C}_{\text {OUT }}$. $\Delta_{\text {LOAD }}$ also begins to charge or discharge $C_{0 U T}$, which generates a feedback error signal. The regulator loop then acts to return $\mathrm{V}_{\text {OUT }}$ to its steady-state value. During this recovery time $\mathrm{V}_{\text {OUT }}$ can be monitored for overshoot or ringing that would indicate a stability problem. For a detailed explanation of switching control loop theory, see Application Note 76.

A second, more severe transient is caused by switching in loads with large ( $>1 \mu \mathrm{~F}$ ) supply bypass capacitors. The discharged bypass capacitors are effectively put in parallel

## APPLICATIONS INFORMATION

with $\mathrm{C}_{\text {Out }}$, causing a rapid drop in $\mathrm{V}_{\text {Out }}$. No regulator can deliver enough current to prevent this problem if the load switch resistance is low and it is driven quickly. The only solution is to limit the rise time of the switch drive so that the load rise time is limited to approximately ( $25 \cdot \mathrm{C}_{\text {LOAD }}$ ). Thus, a $10 \mu \mathrm{~F}$ capacitor charging to 3.3 V would require a $250 \mu \mathrm{~s}$ rise time, limiting the charging current to about 130 mA .

## PC Board Layout Checklist

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC3448. These items are also illustrated graphically in Figures 7 and 8. Check the following in your layout:

1. The power traces, consisting of the GND trace, the SW trace and the $\mathrm{V}_{\text {IN }}$ trace should be kept short, direct and wide.
2. Does the $V_{\text {FB }}$ pin connect directly to the feedback resistors? The resistive divider R1/R2 must be connected between the $(+)$ plate of $\mathrm{C}_{\text {OUt }}$ and ground.
3. Does the ( + ) plate of $\mathrm{C}_{\text {IN }}$ connect to $\mathrm{V}_{\text {IN }}$ as closely as possible? This capacitor provides the AC current to the internal power MOSFETs.
4. Keep the switching node, SW, away from the sensitive $V_{F B}$ node.
5. Keep the (-) plates of $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {OUt }}$ as close as possible.

## Design Example

As a design example, assume the LTC3448 is used in a single lithium-ion battery-powered cellular phone application. The $\mathrm{V}_{\text {IN }}$ will be operating from a maximum of 4.2 V down to about 2.7 V . The load current requirement is a maximum of 0.6 A but most of the time it will be in standby mode, requiring only 2 mA . Efficiency at both low


Figure 7. LTC3448 Layout Design


Figure 8. LTC3448 Layout

## APPLICATIONS INFORMATION

and high load currents is important. Output voltage is 1.8 V . With this information we can calculate L using Equation (1),

$$
\begin{equation*}
\mathrm{L}=\frac{1}{(\mathrm{f})\left(\Delta \mathrm{I}_{\mathrm{L}}\right)} V_{\text {OUT }}\left(1-\frac{V_{\text {OUT }}}{V_{\text {IN }}}\right) \tag{3}
\end{equation*}
$$

Substituting $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=4.2 \mathrm{~V}, \Delta \mathrm{~L}_{\mathrm{L}}=240 \mathrm{~mA}$ and $\mathrm{f}=1.5 \mathrm{MHz}$ in Equation (3) gives:

$$
\mathrm{L}=\frac{1.8 \mathrm{~V}}{1.5 \mathrm{MHz}(240 \mathrm{~mA})}\left(1-\frac{1.8 \mathrm{~V}}{4.2 \mathrm{~V}}\right)=2.86 \mu \mathrm{H}
$$

A $2.2 \mu \mathrm{H}$ inductor works well for this application. For best efficiency choose a 720 mA or greater inductor with less than $0.2 \Omega$ series resistance.

$\mathrm{C}_{\mathrm{IN}}$ TAIYO YUDEN JMK212BJ475MG Cout: TAIYO YUDEN JMK212BJ475MG *MURATA LQH32CN2R2M11

Figure 9a


Figure 9c
$\mathrm{C}_{\text {IN }}$ will require an RMS current rating of at least $0.3 \mathrm{~A} \cong$ $l_{\text {LOAD (MAX) }} / 2$ at temperature and $\mathrm{C}_{\text {OUT }}$ will require an ESR of less than $0.25 \Omega$. In most cases, a ceramic capacitor will satisfy this requirement.

For the feedback resistors, choose R1 $=316 \mathrm{k}$. R2 can then be calculated from Equation (2) to be:

$$
\mathrm{R} 2=\left(\frac{\mathrm{V}_{\text {OUT }}}{0.6}-1\right) \mathrm{R} 1=632 \mathrm{k}
$$

Figure 9 shows the complete circuit along with its efficiency curve.


Figure 9b


Figure 9d

## TYPICAL APPLICATIONS

Single Li-Ion 1.5V/600mA Regulator for High Efficiency and Small Footprint

$\mathrm{C}_{\mathrm{IN}}$ : TAIYO YUDEN CERAMIC JMK212BJ475MG
COUT: TAIYO YUDEN CERAMIC JMK212BJ475MG
*MURATA LQH32CN2R2M33


Note: Performance data measured on the LTC3448 with external resistors

## TYPICAL APPLICATIONS

Single Li-Ion 1.2V/600mA Regulator for High Efficiency and Small Footprint


Efficiency vs Output Current


23448 G02


## TYPICAL APPLICATIONS

Single Li-Ion 2.5V/600mA Regulator with 1.8MHz External Synchronization and External MODE



## Single Li-lon 1.2V/600mA Regulator with 2.5MHz External Synchronization



## PACKAGE DESCRIPTION

## DD Package

8-Lead Plastic DFN ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1698)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS



BOTTOM VIEW—EXPOSED PAD

NOTE:

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WEED-1) 2. DRAWING NOT TO SCALE
2. ALL DIMENSIONS ARE IN MILLIMETERS
3. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON TOP AND BOTTOM OF PACKAGE

## PACKAGE DESCRIPTION

MS8E Package
8-Lead Plastic MSOP
(Reference LTC DWG \# 05-08-1662)


## reLated parts

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LT1616 | 500 mA (I $\mathrm{I}_{\text {Out }}$ ), 1.4 MHz , High Efficiency Step-Down DC/DC Converter | $90 \%$ Efficiency, $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$ to $25 \mathrm{~V}, \mathrm{~V}_{\text {OUT }} \geq 1.25 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=1.9 \mathrm{~mA}$, $I_{S D}=<1 \mu A$, ThinSOT Package |
| LT1776 | $500 \mathrm{~mA}\left(\mathrm{I}_{\text {out }}\right)$, 200kHz, High Efficiency Step-Down DC/DC Converter | $90 \%$ Efficiency, $\mathrm{V}_{\text {IN }}=7.4 \mathrm{~V}$ to $40 \mathrm{~V}, \mathrm{~V}_{\text {OUT }} \geq 1.24 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=3.2 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{SD}}=30 \mu \mathrm{~A}$, N8, S8 Packages |
| LTC1877 | 600 mA (I ${ }_{\text {Out }}$ ), 550kHz, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ to $10 \mathrm{~V}, \mathrm{~V}_{\text {OUT }} \geq 0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=10 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}=<1 \mu \mathrm{~A}, \mathrm{MS} 8$ Package |
| LTC1879 | 1.2A (IOUT), 550 kHz , Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ to $10 \mathrm{~V}, \mathrm{~V}_{\text {OUT }} \geq 0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=15 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}=<1 \mu \mathrm{~A}, \mathrm{TSSOP}-16$ Package |
| LTC3403 | 600 mA (Iout), 1.5MHz, Synchronous Step-Down DC/DC Converter with Bypass Transistor | $96 \%$ Efficiency, $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to 5.5 V , $\mathrm{V}_{\text {OUT }}=$ Dynamically Adjustable, $I_{Q}=20 \mu \mathrm{~A}, I_{S D}=<1 \mu \mathrm{~A}$, DFN Package |
| LTC3405/LTC3405A | 300 mA (IOut), 1.5MHz, Synchronous Step-Down DC/DC Converter | $96 \%$ Efficiency, $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }} \geq 0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=20 \mu \mathrm{~A}$, $I_{S D}=<1 \mu \mathrm{~A}$, ThinSOT Package |
| LTC3406 | 600 mA (I Out $), 1.5 \mathrm{MHz}$, Synchronous Step-Down DC/DC Converter | $96 \%$ Efficiency, $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }} \geq 0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=20 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}=<1 \mu \mathrm{~A}$, ThinSOT Package |
| LTC3406B-2 | 600 mA (Iout), 2.25 MHz , Synchronous Step-Down DC/DC Converter | $96 \%$ Efficiency, $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }} \geq 0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=300 \mu \mathrm{~A}$, $I_{S D}=<1 \mu \mathrm{~A}$, ThinSOT Package |
| LTC3407/LTC3407-2 | Dual $600 \mathrm{~mA} / 800 \mathrm{~mA}$ (lout), $1.5 \mathrm{MHz} / 2.25 \mathrm{MHz}$, Synchronous Step-Down DC/DC Converter | $96 \%$ Efficiency, $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }} \geq 0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=40 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}=<1 \mu \mathrm{~A}$, MS10, DFN Packages |
| LTC3409 | 600 mA Low V $\mathrm{V}_{\text {IN }}$ Buck Regulator | $95 \%$ Efficiency, $\mathrm{V}_{\mathrm{IN}}=1.6 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=65 \mu \mathrm{~A}$ $\mathrm{I}_{\mathrm{SD}}=<1 \mu \mathrm{~A}$, DFN Package |
| LTC3411 | 1.25A (IOUT), 4MHz, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }} \geq 0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=60 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}=<1 \mu \mathrm{~A}$, MS Package |
| LTC3412 | 2.5A (Iout), 4MHz, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }} \geq 0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=60 \mu \mathrm{~A}$, $I_{S D}=<1 \mu A$, TSSOP-16E Package |
| LTC3440 | 600 mA (Iout), 2MHz, Synchronous Buck-Boost DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }} \geq 2.5 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=25 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}=<1 \mu \mathrm{~A}$, MS Package |
| LTC3441 | 1.2A (Iout), 1MHz, Synchronous Buck-Boost DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ to 5.5 V , $\mathrm{V}_{\text {OUT }} \geq 2.4 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=25 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}=<1 \mu \mathrm{~A}$, DFN Package |
| LTC3442 | 1.2A (Iout), 2MHz, Synchronous Buck-Boost DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }} \geq 2.4 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=35 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}=<1 \mu \mathrm{~A}$, DFN Package |
| LTC3443 | 1.2A (IOUT), 600kHz, Synchronous Buck-Boost DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }} \geq 2.4 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=28 \mu \mathrm{~A}$, $I_{S D}=<1 \mu \mathrm{~A}$, DFN Package |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Voltage Regulators category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB KE177614 FAN53611AUC12X MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 NCP81241MNTXG LTM8064IY LT8315EFE\#TRPBF LTM4664EY\#PBF LTM4668AIY\#PBF NCV1077CSTBT3G XCL207A123CR-G MPM54304GMN-0002 MPM54304GMN-0004 MPM54304GMN-0003 AP62300Z6-7 MP8757GL-P MIC23356YFT-TR LD8116CGL HG2269M/TR OB2269 XD3526 U6215A U6215B U6620S LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM + XC9236D08CER-G MP3416GJ-P BD9S201NUX-CE2 MP5461GC-Z MPQ4415AGQB-Z MPQ4590GS-Z MAX38640BENT18+T MAX77511AEWB+

