LTC3544

## feATURES

- High Efficiency: Up to 95\%
- Four Independent Regulators Provide Up to 300 mA , $200 \mathrm{~mA}, 200 \mathrm{~mA}$ and 100 mA Output Current
- 2.25 V to 5.5 V Input Voltage Range
- 2.25MHz Constant-Frequency Operation
- No Schottky Diodes Required
- Extremely Low Channel-to-Channel Transient Crosstalk
- Low Ripple ( 20 mV P.p) Burst Mode Operation: $I_{0}=70 \mu \mathrm{~A}$ (All Channels On)
- 0.8V Reference Allows Low Output Voltages
- Shutdown Mode Draws <1 $\mu \mathrm{A}$ Supply Current
- Current Mode Operation for Excellent Line and Load Transient Response
- Overtemperature Protected
- Low Profile $(3 \mathrm{~mm} \times 3 \mathrm{~mm})$ 16-Lead QFN Package


## APPLICATIONS

- Celluar Telephones
- Personal Information Appliances
- Wireless and DSL Modems
- Digital Still Cameras
- Media Players
- Portable Instruments


## DESCRIPTION

The LTC ${ }^{\circledR} 3544$ is a quad, high efficiency, monolithic synchronous buck regulator using a constant-frequency, current mode architecture. The four regulators operate independently with separate run pins. The 2.25 V to 5.5 V input voltage range makes the LTC3544 well suited for single Li-Ion/polymer battery-powered applications. $100 \%$ duty cycle provides low dropout operation, extending battery runtime in portable systems. Low ripple Burst Mode ${ }^{\circledR}$ operation increases efficiency at light loads, further extending battery runtime with typically only 20 mV of ripple.
Switching frequency is internally set to 2.25 MHz , allowing the use of small surface mount inductors and capacitors. The internal synchronous switches increase efficiency and eliminate the need for external Schottky diodes. Low output voltages are easily supported with the 0.8 V feedback reference voltage.
The LTC3544 is available in a low profile ( 0.75 mm ) ( 3 mm $\times 3 \mathrm{~mm}$ ) QFN package.
© $\mathbf{~ , ~ L T , ~ L T C ~ a n d ~ L T M ~ a r e ~ r e g i s t e r e d ~ t r a d e m a r k s ~ o f ~ L i n e a r ~ T e c h n o l o g y ~ C o r p o r a t i o n . ~}$ Burst Mode is a registered trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 5481178, 6580258, 6304066, 6127815, 6498466, 6611131, 5994885.

## TYPICAL APPLICATION

High Efficiency Quad Step-Down Converter


Efficiency vs Load Current, 300 mA Channel, All Other Channels Off


## ABSOLUTE MAXIMUM RATINGS

## PIn CONFIGURATIOn

## (Note 1)

Input Supply Voltage .................................... -0.3 V to 6 V
RUNx ........................................... -0.3 V to ( $\mathrm{V}_{\text {IN }}+0.3 \mathrm{~V}$ )
$V_{\text {FBx }}$ $\qquad$ -0.3 V to $\left(\mathrm{V}_{\mathrm{IN}}+0.3 \mathrm{~V}\right)$
SWx $\qquad$ -0.3 V to ( $\left.\mathrm{V}_{\mathrm{IN}}+0.3 \mathrm{~V}\right)$ 300mA P-Channel Source Current (DC) (Note 8) .. 450 mA 300mA N-Channel Sink Current (DC) (Note 8) ......450mA 200 mA P-Channel Source Current (DC) (Note 8) .. 300 mA 200 mA N-Channel Sink Current (DC) (Note 8) ...... 300 mA 100 mA P-Channel Source Current (DC) (Note 8) ..200mA 100 mA N-Channel Sink Current (DC) (Note 8) ......200mA Peak 300mA SW Sink and Source Current (Note 8) $\qquad$ 600 mA
Peak 200mA SW Sink and Source Current (Note 8) $\qquad$ 400 mA

## Peak 100 mA SW Sink and Source Current

(Note 8) $\qquad$ .200mA
Operating Temperature Range

$\qquad$
$-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

Junction Temperature (Notes 3, 4) ........................ $125^{\circ} \mathrm{C}$
Storage Temperature Range .................... $65^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$



16-LEAD $(3 \mathrm{~mm} \times 3 \mathrm{~mm})$ PLASTIC QFN
$T_{\mathrm{JMAX}}=125^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=68^{\circ} \mathrm{C} / \mathrm{W}$
EXPOSED PAD (PIN 17) IS GND, MUST BE SOLDERED TO PCB

## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC3544EUD\#PBF | LTC3544EUD\#TRPBF | LCXM | $16-$ Lead $(3 \mathrm{~mm} \times 3 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LEAD BASED FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| LTC3544EUD | LTC3544EUD\#TR | LCXM | $16-$ Lead $(3 \mathrm{~mm} \times 3 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICALCHPRACTERISTCS The o denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{I N}=3.6 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| General Characteristics |  |  |  |  |  |  |  |
| $V_{\text {IN }}$ | Input Voltage Range |  | $\bullet$ | 2.25 |  | 5.5 | V |
| $V_{\text {FbreGx }}$ | Regulated Feedback Voltage (Note 5) |  | $\bullet$ | $\begin{aligned} & 0.792 \\ & 0.784 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 0.808 \\ & 0.816 \end{aligned}$ | V |
| $\Delta V_{\text {FBREGX }}$ | Reference Voltage Line Regulation (Note 5) | $\mathrm{V}_{\text {IN }}=2.25 \mathrm{~V}$ to 5.5 V |  |  | 0.05 | 0.25 | \%/V |
| VLoAdREG | Output Voltage Load Regulation (Note 6) |  |  |  | 0.5 |  | \% |

ELECTRICAL CHARACTERISTICS The $\bullet$ denotes the specifications which apply vere the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{I N}=3.6 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Is | Input DC Bias Current Active Mode (Four Regulators Enabled) | $\mathrm{V}_{\text {FB }}=0.7 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0 \mathrm{~A}, 2.25 \mathrm{MHz}$ |  |  | 825 | 1100 | $\mu \mathrm{A}$ |
|  | Sleep Mode <br> (Four Regulators Enabled) | $\mathrm{V}_{\text {FB }}=0.9 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0 \mathrm{~A}, 2.25 \mathrm{MHz}$ |  |  | 70 | 80 | $\mu \mathrm{A}$ |
|  | Shutdown |  |  |  | 0.1 | 2 | $\mu \mathrm{A}$ |
| fosc | Oscillator Frequency | $\begin{aligned} & \mathrm{V}_{\text {IN }}=3 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }}=2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ | $\bullet$ | 1.8 | 2.25 | 2.7 | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{V}_{\text {RUN(HIGH) }}$ | RUNx Input High Voltage |  | $\bullet$ | 1.0 |  |  | V |
| $\mathrm{V}_{\text {RUN(LOW) }}$ | RUNx Input Low Voltage |  | $\bullet$ |  |  | 0.3 | V |
| $\mathrm{ISWx}^{\text {S }}$ | SWx Leakage | $\mathrm{V}_{\text {RUN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {SW }}=0 \mathrm{~V}$ or $5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | $\pm 0.1$ | $\pm 1$ | $\mu \mathrm{A}$ |
| $\underline{\text { IRUNX }}$ | RUN Leakage Current | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ | $\bullet$ |  | $\pm 0.1$ | $\pm 1$ | $\mu \mathrm{A}$ |
| ${ }_{\text {lVFBx }}$ | $\mathrm{V}_{\text {FBx }}$ Leakage Current |  |  |  |  | 80 | nA |
| $\mathrm{t}_{\text {SS }}$ | Soft-Start Period | $\mathrm{V}_{\text {FB }}=7.5 \%$ to $92.5 \%$ Full Scale |  | 650 | 875 | 1200 | $\mu \mathrm{s}$ |
| VUVLO | Undervoltage Lockout |  | $\bullet$ |  | 1.9 | 2.25 | V |

## Individual Regulator Characteristics

Regulator SW300-300mA

| lpK | Peak Switch Current Limit | $\mathrm{V}_{\text {FB }}<\mathrm{V}_{\text {FBREG }}$, Duty Cycle $<35 \%$ | 400 | 600 | 800 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {S }} 00$ | Input DC Bias Current-Reg SW300 Only Burst Mode Operation (Sleep) | $\mathrm{V}_{\text {FB }}=0.9 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0 \mathrm{~A}, 2.25 \mathrm{MHz}$ |  | 32 |  | $\mu \mathrm{A}$ |
| RPFET | $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ of P-Channel FET (Note 7) | $\mathrm{I}_{\text {SW }}=100 \mathrm{~mA}$ |  | 0.55 |  | $\Omega$ |
| $\mathrm{R}_{\text {NFET }}$ | $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ of N-Channel FET (Note 7) | $\mathrm{I}_{\text {SW }}=-100 \mathrm{~mA}$ |  | 0.50 |  | $\Omega$ |

## Regulator SW200A - 200mA

| IPK | Peak Switch Current Limit | $\mathrm{V}_{\text {FB }}<\mathrm{V}_{\text {FBREG }}$, Duty Cycle $<35 \%$ | 300 | 400 | 500 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {S200 }}$ | Input DC Bias Current-Reg SW200A Only Burst Mode Operation (Sleep) | $\mathrm{V}_{\text {FB }}=0.9 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0 \mathrm{~A}, 2.25 \mathrm{MHz}$ |  | 32 |  | $\mu \mathrm{A}$ |
| RPFET | $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ of P-Channel FET (Note 7) | $\mathrm{I}_{\text {SW }}=100 \mathrm{~mA}$ |  | 0.65 |  | $\Omega$ |
| $\mathrm{R}_{\text {NFET }}$ | R ${ }_{\text {DS(ON) }}$ of N-Channel FET (Note 7) | $\mathrm{I}_{\text {SW }}=-100 \mathrm{~mA}$ |  | 0.60 |  | $\Omega$ |

## Regulator SW200B - 200mA

| IPK | Peak Switch Current Limit | $\mathrm{V}_{\text {FB }}<\mathrm{V}_{\text {FBREG }}$, Duty Cycle $<35 \%$ | 300 | 400 | 500 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {S200 }}$ | Input DC Bias Current-Reg SW200B Only Burst Mode Operation (Sleep) | $\mathrm{V}_{\text {FB }}=0.9 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0 \mathrm{~A}, 2.25 \mathrm{MHz}$ |  | 32 |  | $\mu \mathrm{A}$ |
| RPFET | $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ of P-Channel FET (Note 7) | $\mathrm{I}_{\text {SW }}=100 \mathrm{~mA}$ |  | 0.65 |  | $\Omega$ |
| $\mathrm{R}_{\text {NFET }}$ | $\mathrm{R}_{\mathrm{DS} \text { (0N) }}$ of N-Channel FET (Note 7) | $\mathrm{I}_{\mathrm{SW}}=-100 \mathrm{~mA}$ |  | 0.60 |  | $\Omega$ |

## Regulator SW100-100mA

| $l_{\text {PK }}$ | Peak Switch Current Limit | $\mathrm{V}_{\text {FB }}<\mathrm{V}_{\text {FBREG }}$, Duty Cycle $<35 \%$ | 200 | 300 | 400 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {S100 }}$ | Input DC Bias Current-Reg SW100B Only Burst Mode Operation (Sleep) | $\mathrm{V}_{\text {FB }}=0.9 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0 \mathrm{~A}, 2.25 \mathrm{MHz}$ |  | 32 |  | $\mu \mathrm{A}$ |
| RPFET | $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ of P-Channel FET (Note 7) | $\mathrm{I}_{\text {SW }}=100 \mathrm{~mA}$ |  | 0.80 |  | $\Omega$ |
| $\mathrm{R}_{\text {NFET }}$ | $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ of N-Channel FET (Note 7) | ISW $=-100 \mathrm{~mA}$ |  | 0.75 |  | $\Omega$ |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC3544E is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$. Specifications over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating temperature range are assured by design, characterization and correlation with statistical process controls.

## ELECTRICAL CHARACTERISTICS

Note 3: $T_{\mathrm{J}}$ is calculated from the ambient temperature $\mathrm{T}_{\mathrm{A}}$ and power dissipation $\mathrm{P}_{\mathrm{D}}$ according to the following formula:

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\left(\mathrm{P}_{\mathrm{D}}\right)\left(68^{\circ} \mathrm{C} / \mathrm{W}\right) .
$$

Note 4: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed $125^{\circ} \mathrm{C}$ when overtemperature is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

Note 5: The LTC3544 is tested in a proprietary test mode that connects $V_{\text {FB }}$ to the output of the error amplifier.
Note 6: Load regulation is inferred by measuring the regulation loop gain.
Note 7: The QFN switch on-resistance is guaranteed by correlation to wafer level measurements.
Note 8: Guaranteed by long-term current density limitations.

## TYPICAL PERFORMANCE CHARACTERISTICS



3544 G01
Burst Mode Operation
300mA Channel


Switching Frequency vs Supply Voltage and Temperature


3544 G02

Burst Mode Operation $200 \mathrm{~mA}, \mathrm{~A}-\mathrm{B}$ Channels


Efficiency vs Load Current 300 mA Channel. All Other Channels at 50\% Peak Current


## Burst Mode Operation 100 mA Channel



## TYPICAL PERFORMANCE CHARACTERISTICS



## LTC3544

## TYPICAL PERFORMANCE CHARACTERISTICS




3544 G16


544 G18

## PIn fUnCTIONS

$V_{\text {FB200B }}$ (Pin 1): 200mA Regulator B Feedback Pin. This pin receives the feedback voltage from an external resistive divider across the output.
$V_{\text {FB200A }}$ (Pin 2): 200mA Regulator A Feedback Pin. This pin receives the feedback voltage from an external resistive divider across the output.
RUN200A (Pin 3): 200mA Regulator A Enable Pin. Forcing this pin to $\mathrm{V}_{\text {IN }}$ enables the 200 mA regulator (channel A), while forcing it to GND causes the regulator to shut off.

SW200B (Pin 4): Switch Node Connection to Inductor for 200 mA Regulator $B$. This pin connects to the drains of the internal power MOSFET switches.

SW200A (Pin 5): Switch Node Connection to Inductor for 200 mA Regulator A. This pin connects to the drains of the internal power MOSFET switches.

PGND (Pin 6): Power Path Return Pin for Both 200mA Regulators and the 300 mA Regulator.

PV ${ }_{\text {IN }}$ (Pin 7): Power Path Supply Pin for Both 200mA Regulators and the 300 mA Regulator. This pin must be closely decoupled to PGND, with a $4.7 \mu \mathrm{~F}$ or greater ceramic capacitor.

SW300 (Pin 8): Switch Node Connection to Inductor for 300 mA Regulator. This pin connects to the drains of the internal power MOSFET switches.

RUN300 (Pin 9): 300mA Regulator Enable Pin. Forcing this pin to $\mathrm{V}_{\text {IN }}$ enables the 300 mA regulator, while forcing it to GND causes the regulator to shut off.

V $_{\text {FB300 }}$ (Pin 10): 300 mA Regulator Feedback Pin. This pin receives the feedback voltage from an external resistive divider across the output.
$\mathbf{V}_{\text {FB100 }}$ (Pin 11): 100 mA Regulator Feedback Pin. This pin receives the feedback voltage from an external resistive divider across the output.

RUN100 (Pin 12): 100mA Regulator Enable Pin. Forcing this pin to $\mathrm{V}_{\text {IN }}$ enables the 100 mA regulator, while forcing it to GND causes the 100 mA regulator to shut off.

SW100 (Pin 13): Switch Node Connection to Inductor for 100 mA Regulator. This pin connects to the drains of the internal power MOSFET switches.
GNDA (Pin14): Ground Pinfor Internal Reference and Control Circuitry. Power path return for the 100 mA regulator.
$V_{\text {CC }}$ (Pin15): Supply Pin for Internal Reference and Control Circuitry. Power path supply pin for the 100 mA regulator.
RUN200B (Pin 16): 200mA Regulator BEnable Pin. Forcing this pin to $\mathrm{V}_{\mathrm{IN}}$ enables the 200 mA regulator (channel B ), while forcing it to GND causes the regulator to shut off.

Exposed Pad (Pin 17): Ground. Must be soldered to PCB.

## LTC3544

fUnCTIONAL DIAGRAMS


## OPERATIOी (Refer to Functional Diagrams)

The LTC3544 uses a constant-frequency current mode architecture. The operating frequency is set at 2.25 MHz . All channels share the same clock and run in-phase.
The output voltage for each regulator is set by an external resistor divider returned to the $V_{F B}$ pin. An error amplifier compares the divided output voltage with a reference voltage of 0.8 V and regulates the peak inductor current accordingly.

## Main Control Loop

During normal operation, the top power switch (P-channel MOSFET) is turned on at the beginning of a clock cycle when the $\mathrm{V}_{\mathrm{FB}}$ voltage is below the reference voltage. The current into the inductor and the load increases until the peak inductor current (controlled by $I_{T H}$ ) is reached. The RS latch turns off the top switch, turns on the bottom switch, and energy stored in the inductor is discharged through the bottom switch ( N -channel MOSFET) into the load until the next clock cycle begins, or until the inductor current begins to reverse (sensed by the $\mathrm{I}_{\text {RCMP }}$ comparator).
The peak inductor current is controlled by the internally compensated $I_{T H}$ voltage, which is the output of the error amplifier. This amplifier regulates the $\mathrm{V}_{\text {FB }}$ pin to the internal 0.8 V reference by adjusting the peak inductor current accordingly.

## Burst Mode Operation

To optimize efficiency, the LTC3544 automatically switches from continuous operation to Burst Mode operation when the load current is relatively light. During Burst Mode operation, the peak inductor current (as set by $\mathrm{I}_{\mathrm{TH}}$ ) remains fixed at a low level and the PMOS switch operates intermittently based on load demand. By running cycles periodically, the switching losses are minimized.
The duration of each burst event can range from a few cycles at light load to almost continuous cycling with short sleep intervals at moderate loads. During the sleep intervals, the load current is being supplied solely from the output capacitor. As the output voltage droops, the error amplifier output rises above the sleep threshold, signaling the burst comparator to trip and turn the top MOSFET on. This cycle repeats at a rate that is dependent on load demand.


Figure 1. Regulator Soft-Start

## Soft-Start

Soft-start reduces surge currents on $\mathrm{V}_{\mathrm{IN}}$ and output overshoot during start-up. Soft-start on the LTC3544 is implemented by internally ramping the reference signal fed to the error amplifier over approximately a 1 ms period. Figure 1 shows the behavior of the four regulator channels during soft-start.

## Short-Circuit Protection

Short-circuit protection is achieved by monitoring the inductor current. Whenthe current exceeds a predetermined level, the main switch is turned off, and the synchronous switch is turned on long enough to allow the current in the inductor to decay below the fault threshold. This prevents a catastrophic inductor current, run-away condition, but will still provide current to the output. Output voltage regulation in this condition is not achieved.

## DROPOUT OPERATION

As the input supply voltage decreases to a value approaching the output voltage, the duty cycle increases toward the maximum on-time. Further reduction of the supply voltage forces the main switch to remain onfor more than one cycle until it reaches $100 \%$ duty cycle. The output voltage will then be determined by the input voltage minus the voltage drop across the P-channel MOSFET and the inductor. An important detail to remember is that at low input supply voltages, the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the P-channel switch increases (see Typical Performance Characteristics). Therefore, the user should calculate the power dissipation when the LTC3544 is used at $100 \%$ duty cycle with Iow input voltage (see Thermal Considerations in the Applications Information section).

## APPLICATIONS INFORMATION

The basic LTC3544 application circuit is shown on the first page of this data sheet. External component selection is driven by the load requirement and begins with the selection of $L$ followed by $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {Out }}$.

## Inductor Selection

For most applications, the value of the inductor will fall in the range of $1 \mu \mathrm{H}$ to $10 \mu \mathrm{H}$. Its value is chosen based on the desired ripple current. Large inductor values lower ripple current and small inductor values result in higher ripple currents. Higher $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\text {OUT }}$ also increases the ripple current as shown in Equation 1. A reasonable starting point for setting ripple current for the 300 mA regulator is $\Delta \mathrm{I}_{\mathrm{L}}=120 \mathrm{~mA}(40 \%$ of 300 mA$)$.

$$
\begin{equation*}
\Delta \mathrm{L}_{\mathrm{L}}=\frac{1}{(f)(\mathrm{L})} \mathrm{V}_{\text {OUT }}\left(1-\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}}\right) \tag{1}
\end{equation*}
$$

The DC current rating of the inductor should be at least equal to the maximum load current plus half the ripple current to prevent core saturation. Thus, a 360 mA rated inductor should be enough for most applications ( $300 \mathrm{~mA}+60 \mathrm{~mA}$ ). For better efficiency, choose a low DCR inductor.

## Inductor Core Selection

Different core materials and shapes will change the size/current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and don't radiate much energy, but generally cost more than powdered iron core inductors with similar electrical characteristics. The choice of which style inductor to use often depends more on the price vs. size requirements and any radiated field/EMI requirements than on what the LTC3544 requires to operate. Table 1 shows typical surface mount inductors that work well in LTC3544 applications.

Table 1. Representative Surface Mount Inductors

| Part Number | Value <br> $(\mu \mathbf{H})$ | DCR <br> $(\Omega$ MAX $)$ | MAX DC <br> CURRENT $(\mathbf{A})$ | $\mathbf{W} \times \mathbf{L} \times \mathbf{H}\left(\mathbf{m m}^{3}\right)$ |
| :--- | :---: | :---: | :---: | :---: |
| Sumida | 10 | 0.47 | 0.48 | $3.0 \times 2.8 \times 1.0$ |
| CDH2D09B | 6.4 | 0.32 | 0.6 |  |
|  | 4.7 | 0.218 | 0.7 |  |
|  | 3.3 | 0.15 | 0.85 |  |
| Wurth | 10 | 0.50 | 0.50 | $2.8 \times 2.8 \times 1.35$ |
| TPC744029 | 6.8 | 0.38 | 0.65 |  |
|  | 4.7 | 0.210 | 0.80 |  |
|  | 3.3 | 0.155 | 0.95 |  |
| TDK | 10 | 0.67 | 0.49 | $2.8 \times 2.6 \times 1.0$ |
| VLF3010AT | 6.8 | 0.39 | 0.61 |  |
|  | 4.7 | 0.28 | 0.70 |  |
|  | 3.3 | 0.17 | 0.87 |  |

## $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {OUT }}$ Selection

In continuous mode, a worst-case estimate for the input current ripple can be determined by assuming that the source current of the top MOSFET is a square wave of duty cycle $\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}$, and amplitude $\mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})}$. To prevent large voltage transients, alow ESR input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$
\mathrm{I}_{\mathrm{RMS}} \cong \mathrm{I}_{\text {OUT(MAX) }} \frac{\sqrt{\mathrm{V}_{\text {OUT }}\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)}}{\mathrm{V}_{\text {IN }}}
$$

This formula has a maximum at $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\text {OUT }}$, where $\mathrm{I}_{\mathrm{RMS}}$ $=I_{\text {OUT }} / 2$. This simple worst-case condition is commonly used for design. Note that the capacitor manufacturer's ripple current ratings are often based on 2000 hours of life (non-ceramic capacitors). This makes it advisable to further de-rate the capacitor, or choose a capacitor rated at a higher temperature than required. Always consult the manufacturer if there is any question.
The selection of $\mathrm{C}_{\text {OUT }}$ is driven by the required effective series resistance (ESR). Typically, once the ESR requirement for $\mathrm{C}_{\text {OUT }}$ has been met, the RMS current rating generally far exceeds the $I_{\text {RIPPLE(P-P) }}$ requirement. The output ripple $\Delta \mathrm{V}_{\text {OUT }}$ is determined by:

$$
\Delta \mathrm{V}_{\text {OUT }} \cong \Delta \mathrm{I}_{\mathrm{L}}\left(E S R+\frac{1}{8 \cdot f \bullet \mathrm{C}_{\text {OUT }}}\right)
$$

where $\mathrm{f}=$ operating frequency, $\mathrm{C}_{\text {OUT }}=$ output capacitance and $\Delta \mathrm{I}_{\mathrm{L}}=$ ripple current in the inductor. For a fixed output

## APPLICATIONS INFORMATION

voltage, the output ripple is highest at maximum input voltage since $\Delta_{L}$ increases with input voltage.

## Using Ceramic Input and Output Capacitors

Higher value, lower cost, ceramic capacitors are now widely available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. Because the LTC3544's control loop does not depend on the output capacitor's ESR for stable operation, ceramic capacitors can be used freely to achieve very low output ripple and small circuit size.
However, care must be taken when ceramic capacitors are used at the input and the output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, $\mathrm{V}_{\text {IN }}$. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at $\mathrm{V}_{\text {IN }}$, large enough to damage the part.
When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size.

## Output Voltage Programming

The output voltage is set by tying $\mathrm{V}_{\mathrm{FB}}$ to a resistive divider according to the following formula:

$$
\mathrm{V}_{\text {OUT }}=0.8 \mathrm{~V}\left(1+\frac{\mathrm{R} 2}{\mathrm{R} 1}\right)
$$

The external resistive divider is connected to the output allowing remote voltage sensing as shown in Figure 2.


Figure 2. Setting the LTC3544 Output Voltage

Keeping the current in the resistors small maximizes the efficiency, but making them too small may allow stray capacitance to cause noise problems or reduce the phase margin of the control loop. It is recommended that the total feedback resistor string be kept to under 100k.
To improve the frequency response of the control loop, a feed forward capacitor, $C_{F}$, may be used. Great care should be taken to route the feedback line away from noise sources such as the inductor of the SW line.

## Efficiency Considerations

The efficiency of a switching regulator is equal to the output power divided by the input power times $100 \%$. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Efficiency can be expressed as: Efficiency $=100 \%-(L 1+L 2+L 3+\ldots)$ where L1, L2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the circuit produce losses, two main sources usually account for most of the losses in LTC3544 circuits: VIN quiescent current and I ${ }^{2}$ R Iosses. $\mathrm{V}_{\text {IN }}$ quiescent current loss dominates the efficiency loss at low load currents, whereas the $I^{2} \mathrm{R}$ loss dominates the efficiency loss at medium to high load currents.

1. The quiescent current is due to two components: the DC bias current as given in the electrical characteristics and the internal main switch and synchronous switch gate charge currents. The gate charge current results from switching the gate capacitance of the internal power MOSFET switches. Each time the gate is switched from high to low to high again, a packet of charge, dQ , moves from $P V_{\text {IN }}$ to ground. The resulting $d Q / d t$ is the current out of $\mathrm{PV}_{\text {IN }}$ that is typically larger than the DC bias current and proportional to frequency. Both the DC bias and gate charge losses are proportional to PV ${ }_{\text {IN }}$ and thus their effects will be more pronounced at higher supply voltages.
2. $I^{2} R$ losses are calculated from the resistances of the internal switches, $\mathrm{R}_{\mathrm{SW}}$, and external inductor $\mathrm{R}_{\mathrm{L}}$. In continuous mode, the average output current flowing through inductor $L$ is "chopped" between the main switch and the synchronous switch. Thus, the series resistance looking into the SW pin is a function of both

## APPLICATIONS INFORMATION

top and bottom MOSFET $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ and the duty cycle (DC) as follows:

$$
R_{S W}=\left(R_{D S(O N) T O P)}\right)(D C)+\left(R_{D S(O N) B O T}\right)(1-D C)
$$

The $R_{D S(O N)}$ for both the top and bottom MOSFETs can be obtained from the Typical Performance Characteristics curves. Thus, to obtain $I^{2} R$ losses, simply add $R_{S W}$ to $R_{L}$ and multiply the result by the square of the average output current.

Other losses when in switching operation, including $\mathrm{C}_{\mathrm{IN}}$ and $\mathrm{C}_{0 u T}$ ESR dissipative losses and inductor core losses, generally account for less than $2 \%$ total additional loss.

## Thermal Considerations

The LTC3544 requires the package backplane metal to be well soldered to the PC board. This gives the QFN package exceptional thermal properties, making it difficult in normal operation to exceed the maximum junction temperature of the part. In most applications the LTC3544 does not dissipate much heat due to its high efficiency. In applications where the LTC3544 is running at high ambient temperature with low supply voltage and high duty cycles, such as in dropout, the heat dissipated may exceed the maximum junction temperature of the part if it is not well thermally grounded. If the junction temperature reaches approximately $150^{\circ} \mathrm{C}$, the power switches will be turned off and the SW nodes will become high impedance.

To avoid the LTC3544 from exceeding the maximum junction temperature, the user will need to do some thermal analysis. The goal of the thermal analysis is to determine whether the power dissipated exceeds the maximum junction temperature of the part. The temperature rise is given by:

$$
\mathrm{T}_{\mathrm{R}}=\mathrm{P}_{\mathrm{D}} \bullet \theta_{\mathrm{JA}}
$$

where $P_{D}$ is the power dissipated by the regulator and $\theta_{\mathrm{JA}}$ is the thermal resistance from the junction of the die to the ambient temperature.
The junction temperature, $T_{J}$, is given by:

$$
T_{J}=T_{A}+T_{R}
$$

where $T_{A}$ is the ambient temperature.

As an example, consider the LTC3544 in dropout at an input voltage of 2.5 V , a total load current (all four regulators) of 800 mA and an ambient temperature of $85^{\circ} \mathrm{C}$. From the Typical Performance graphs of switch resistance, the $R_{D S(O N)}$ of the 300 mA P-channel switch at $85^{\circ} \mathrm{C}$ can be estimated as $0.67 \Omega$. Therefore, power dissipated by the 300 mA channel is:

$$
P_{D}=I_{L O A D}{ }^{2} \cdot R_{D S(O N)}=60 \mathrm{~mW}
$$

Similar analysis on the other channels gives a total power dissipation of 138 mW . For the $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ QFN package, the $\theta_{\mathrm{JA}}$ is $68^{\circ} \mathrm{C} / \mathrm{W}$. Thus, the junction temperature of the regulator is:

$$
\mathrm{T}_{\mathrm{J}}=85^{\circ} \mathrm{C}+(0.138)(68)=94.4^{\circ} \mathrm{C}
$$

which is well below the maximum junction temperature of $125^{\circ} \mathrm{C}$.

Note that at higher supply voltages, the junction temperature is lower due to reduced switch resistance $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$.

## Checking Transient Response

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When a load step occurs, Vout immediately shifts by an amount equal to ( $\Delta L_{\text {LOAD }} \bullet E S R$ ), where ESR is the effective series resistance of $\mathrm{C}_{\text {OUT. }} \mathrm{D}_{\text {LOAD }}$ also begins to charge or discharge $\mathrm{C}_{0 U T}$, which generates a feedback error signal. The regulator loop then acts to return $\mathrm{V}_{\text {OUT }}$ to its steady-state value. During this recovery time $\mathrm{V}_{\text {OUT }}$ can be monitored for overshoot or ringing that would indicate a stability problem. For a detailed explanation of switching control Ioop theory, see Application Note 76.
A second, more severe transient is caused by switching in loads with large ( $>1 \mu \mathrm{~F}$ ) supply bypass capacitors. The discharged bypass capacitors are effectively put in paralIel with Cout, causing a rapid drop in $V_{\text {Out }}$. No regulator can deliver enough current to prevent this problem if the load switch resistance is low and it is driven quickly. The only solution is to limit the rise time of the switch drive so that the load rise time is limited to approximately ( 25 - $\mathrm{C}_{\text {LOAD }}$ ). Thus, a $10 \mu \mathrm{~F}$ capacitor charging to 3.3 V would require a $250 \mu$ s rise time, limiting the charging current to about 130 mA .

## APPLICATIONS INFORMATION

## PC Board Layout Checklist

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC3544. These items are also illustrated graphically in Figures 3 and 4. Check the following in your layout:

1. The power traces, consisting of the PGND trace, the GNDA trace, the SW traces, the $\mathrm{PV}_{\text {IN }}$ trace and the $\mathrm{V}_{\mathrm{CC}}$ trace should be kept short, direct and wide.
2. Does each of the $\mathrm{V}_{\text {FBx }}$ pins connect directly to the respective feedback resistors? The resistive dividers must be connected between the ( + ) plate of the corresponding output filter capacitor (e.g., C13) and GNDA. If the circuit being powered is at such a distance from the part where voltage drops along circuit traces are large, consider a Kelvin connection from the powered circuit back to the resistive dividers.
3. Keep C8 and C9 as close to the part as possible.
4. Keep the switching nodes (SWx) away from the sensitive $\mathrm{V}_{\mathrm{FBx}}$ nodes.
5. Keep the ground connected plates of the input and output capacitors as close as possible.
6. Care should be taken to provide enough space between unshielded inductors in order to minimize any transformer coupling.

## Design Example

As a design example, consider using the LTC3544 as a portable application with a Li-Ion battery. The battery provides $\mathrm{V}_{\text {IN }}$ ranging from 2.8 V to 4.2 V . The demand at 2.5 V is 250 mA necessitating the use of the 300 mA output for this requirement.


Figure 3. LTC3544 Layout Diagram


Figure 4. LTC3544 Suggested Layout

## APPLICATIONS InFORMATION

Beginning with this channel, first calculate the inductor value for about $35 \%$ ripple current ( 100 mA in this example) at maximum $\mathrm{V}_{\text {IN }}$. Using a form of Equation 1 :

$$
\mathrm{L} 4=\frac{2.5 \mathrm{~V}}{2.25 \mathrm{MHz} \cdot 100 \mathrm{~mA}}\left(1-\frac{2.5 \mathrm{~V}}{4.2 \mathrm{~V}}\right)=4.5 \mu \mathrm{H}
$$

For the inductor, use the closest standard value of $4.7 \mu \mathrm{H}$. A $4.7 \mu \mathrm{~F}$ capacitor should be sufficient for the output capacitor. A larger output capacitor will attenuate the load transient response, but increase the settling time. A value for $\mathrm{C}_{\mathrm{IN}}=4.7 \mu \mathrm{~F}$ should suffice as the source impedance of a Li-Ion battery is very low.

The feedback resistors program the output voltage. Minimizing the current in these resistors will maximize efficiency at very light loads, but totals on the order of

200k are a good compromise between efficiency and immunity to any adverse effects of PCB parasitic capacitance on the feedback pins. Choosing $10 \mu \mathrm{~A}$ with 0.8 V feedback voltage makes R7 = 80k. A close standard $1 \%$ resistor is 76.8k. Using:

$$
R 8=\left(\frac{V_{O U T}}{0.8}-1\right) \cdot R 7=163.2 k
$$

The closest standard $1 \%$ resistor is $162 k$. An optional 20 pF feedback capacitor may be used to improve transient response. The component values for the other channels are chosen in a similar fashion.

Figure 5 shows the complete schematic for this example, along with the efficiency curve and transient response for the 300 mA channel.


Figure 5. Design Example

Efficiency vs Output Current-300mA Channel, All Other Channels Off


Transient Response


## PACKAGE DESCRIPTION

## UD Package

16-Lead Plastic QFN ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1691)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
BOTTOM VIEW—EXPOSED PAD


NOTE:

1. DRAWING CONFORMS TO JEDEC PACKAGE OUTLINE MO-220 VARIATION (WEED-2)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION

ON THE TOP AND BOTTOM OF PACKAGE
reLated parts

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC3405/LTC3405A | 300 mA Iout, 1.5 MHz , Synchronous Step-Down DC/DC Converters | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(min) }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=20 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, ThinSOT ${ }^{\text {TM }}$ Package |
| LTC3406/LTC3406B | 600 mA Iout, 1.5 MHz , Synchronous Step-Down DC/DC Converters | $96 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=20 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, ThinSOT Package |
| LTC3407/LTC3407-2 | Dual $600 \mathrm{~mA} / 800 \mathrm{~mA}$ Iout, $1.5 \mathrm{MHz} / 2.25 \mathrm{MHz}$, Synchronous Step-Down DC/DC Converters | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 2.5 V to 5.5 V , $\mathrm{V}_{\text {OUT(min) }}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=40 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 10$-Lead MSE, DFN Packages |
| LTC3409 | $600 \mathrm{~mA} \mathrm{I}_{\text {Out }}, 1.7 \mathrm{MHz} / 2.6 \mathrm{MHz}$, Synchronous Step-Down DC/DC Converter | $96 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}: 1.6 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=65 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, DFN Package |
| LTC3410/LTC3410B | 300 mA IOUT, 2.25 MHz , Synchronous Step-Down DC/DC Converters | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}: 2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=26 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, SC70 Package |
| LTC3411 | 1.25A I Iout, 4MHz, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=60 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 10$-Lead MSE, DFN Packages |
| LTC3412 | 2.5A Iout, 4MHz, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=60 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 16$-Lead TSSOPE Package |
| LTC3441/LTC3442 <br> LTC3443 | 1.2A Iout, 2MHz, Synchronous Buck-Boost DC/DC Converters | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}$ : 2.4 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN): }}$ : 2.4 V to $5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=50 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, DFN Package |
| LTC3446 | Monolithic Synchronous Buck Regulator with Dual VLDO ${ }^{\text {TM }}$ Requlators | $92 \% \text { Efficiency, } \mathrm{V}_{\text {IN: }}: 2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.4 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=140 \mu \mathrm{~A} \text {, }$ $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 3 \mathrm{~mm} \times 4 \mathrm{~mm}$ DFN Package |
| LTC3531/LTC3531-3 <br> LTC3531-3.3 | 200 mA Iout, 1.5 MHz , Synchronous Buck-Boost DC/DC Converters | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}: 1.8 \mathrm{~V}$ to 5.5 V , $\mathrm{V}_{\text {OUt(min) }}$ : 2 V to $5 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=16 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, ThinSOT, DFN Packages |
| LTC3532 | 500 mA Iout, 2MHz, Synchronous Buck-Boost DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}: 2.4 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN): }}: 2.4 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=35 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 10$-Lead MSE, DFN Packages |
| LTC3544B | $300 \mathrm{~mA}, 2 \times 200 \mathrm{~mA}, 100 \mathrm{~mA}$ Quad 2.25 MHz Synchronous Buck DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}: 2.25 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=825 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mathrm{~mA}, 3 \mathrm{~mm} \times 3 \mathrm{~mm}$ QFN Package |
| LTC3547/LTC3547B | Dual 300 mA Iout, 2.25 MHz , Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=40 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 8$-Lead DFN Package |
| LTC3548/LTC3548-1 LTC3548-2 | Dual $400 \mathrm{~mA} / 800 \mathrm{~mA}$ Iout, 2.25 MHz , Synchronous Step-Down DC/DC Converters | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=40 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 10$-Lead MSE, DFN Packages |
| LTC3561 | 1.25A Iout, 4MHz, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ 2.5V to 5.5V, $\mathrm{V}_{\text {OUT(MIN) }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=240 \mathrm{~A} \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, DFN Package |

ThinSOT and VLDO are trademarks of Linear Technology Corporation

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Voltage Regulators category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB KE177614 MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 NCP81241MNTXG LTM8064IY LT8315EFE\#TRPBF LTM4664EY\#PBF LTM4668AIY\#PBF NCV1077CSTBT3G XCL207A123CR-G MPM54304GMN-0002 MPM54304GMN-0004 MPM54304GMN-0003 AP62300Z6-7 MP8757GL-P MIC23356YFT-TR LD8116CGL HG2269M/TR OB2269 XD3526 U6215A U6215B U6620S LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM + XC9236D08CER-G MP3416GJ-P BD9S201NUX-CE2 MP5461GC-Z MPQ4415AGQB-Z MPQ4590GS-Z MAX38640BENT18+T MAX77511AEWB+ MAX20406AFOD/VY+

