## feftures

- Allows Live Insertion into PCI Express ${ }^{\circledR}$ Backplane
- Controls Two Independent PCI Express Slots
- Independent Control of Main and Auxiliary Supplies
- 20V Rating for 12V Supply Input Pins
- Integrated $0.25 \Omega$ AUX Switches
- Limits Fault Current in $\leq 1 \mu \mathrm{~s}$
- Force On Test Mode
- Adjustable Supply Voltage Power-Up Rate
- High Side Drivers for N-Channel MOSFETs
- Thermal Shutdown Protection
- Available in 38-Lead QFN and 36-Lead SSOP Packages


## APPLICATIONS

- PCI Express-Based PC and Servers
- Hot Swap Application for Triple Supply Systems


## Dual Slot Hot Swap Controller for PCI Express DESCRIPTION

The LTC ${ }^{\circledR} 4242$ Hot Swap ${ }^{\text {TM }}$ controller allows safe board insertion and removal for two independent slots on a PCI Express backplane. External N-channel transistors control the 12 V and 3.3 V supplies while integrated switches control the 3.3 V auxiliary supplies. Both 12 V and 3.3 V supplies can be ramped up at an adjustable rate. Dual level circuit breakers and fast active current limiting protect all supplies against overcurrent faults.
A supply filter at the $V_{C C}$ pin allows the LTC4242 to endure supply transients. The EN input detects the presence of a card in the PCI Express slot. The FAULT and AUXFAULT outputs alert the system of overcurrent conditions on the main and auxiliary supplies, respectively. $\overline{\text { PGOOD }}$ and $\overline{\text { AUXPGOOD outputs indicate proper main and auxiliary }}$ supply outputs.
$\boldsymbol{\mathcal { Y }}$, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. Hot Swap is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## TYPICAL APPLICATION

PCI Express Application


Normal Power-Up Sequence


## ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltages
VCC.
$12 \mathrm{~V}_{\text {INn.................................................. } 0.3 \mathrm{~V} \text { to } 20 \mathrm{~V}}$
$3 V_{\text {INn }}$ -0.3 V to 10 V
AUXINn.
-0.3 V to 10 V
Input Voltages
ONn, AUXONn, FONn
ENn.
-0.3 V to 7 V
-0.3 V to 7 V
Output Voltages
FAULTn, PGOODn, AUXFAULTn,
AUXPGOODn $\qquad$
Analog Voltages
$12 V_{\text {SENSEn }}$.
-0.3 V to 20 V
$12 \mathrm{~V}_{\text {GATE }}$ -0.3 V to 25 V
$12 \mathrm{~V}_{\text {OUTn }}$ (Note 3) .. $12 \mathrm{~V}_{\text {GATEn }}-5 \mathrm{~V}$ to $12 \mathrm{~V}_{\text {GATEn }}+0.3 \mathrm{~V}$
AUXOUTn, $3 V_{\text {SENSEn }}$
-0.3 V to 10 V
$3 V_{\text {GATEn }}$ -0.3 V to 14 V
$3 \mathrm{~V}_{\text {OUTn }}$ (Note 3) ....... $3 \mathrm{~V}_{\text {GATEn }}-5 \mathrm{~V}$ to $3 \mathrm{~V}_{\text {GATEn }}+0.3 \mathrm{~V}$ Operating Temperature Range

LTC4242C $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LTC42421 $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range
SSOP $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
QFN.
$-65^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec )
SSOP
$300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICPL CHARACTEASTIS The o denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{AUXIN},}=\mathrm{V}_{3 \mathrm{VINn}}=3.3 \mathrm{~V}, \mathrm{~V}_{12 \mathrm{VINn}}=12 \mathrm{~V}$, unless otherwise noted. (Note 2)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supplies |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ | Operating Voltage | VCC $12 V_{\text {INn }}$ $3 \mathrm{~V}_{\mathrm{INn}}$ AUXINn | $\stackrel{\bullet}{\bullet}$ | $\begin{gathered} \hline 2.7 \\ 10.1 \\ 3.0 \\ 3.0 \end{gathered}$ |  | $\begin{gathered} 6.0 \\ 14.4 \\ 6.0 \\ 6.0 \end{gathered}$ | V V V V |
| $\overline{I D D}$ | ```Input Supply Current \(V_{C C}\) \(12 V_{\text {INn }}\) \(3 \mathrm{~V}_{\text {IN }}\)``` | $\mathrm{V}_{\text {AUXONn }}=2 \mathrm{~V}, \mathrm{~V}_{\text {ONn }}=2 \mathrm{~V}$ | $\stackrel{\bullet}{\bullet}$ |  | $\begin{gathered} 1.6 \\ 0.5 \\ 0.35 \end{gathered}$ | $\begin{aligned} & 4 \\ & 1 \\ & 1 \end{aligned}$ | mA mA mA |
| VUVL | Supply Undervoltage Lockout | $V_{C C}$ Rising $12 \mathrm{~V}_{\text {INn }}$ Rising 3VINn Rising AUXINn Rising | $\stackrel{\bullet}{\bullet}$ | $\begin{aligned} & \hline 2.3 \\ & 9.48 \\ & 2.57 \\ & 2.57 \end{aligned}$ | $\begin{aligned} & 2.45 \\ & 9.78 \\ & 2.67 \\ & 2.67 \end{aligned}$ | $\begin{gathered} \hline 2.6 \\ 10.08 \\ 2.77 \\ 2.77 \end{gathered}$ | V V V V |
| $\overline{\Delta V_{\text {LKO(HYST) }}}$ | Supply Undervoltage Lockout Hysteresis | VCC $12 V_{\text {INn }}$ $3 \mathrm{~V}_{\mathrm{INn}}$ AUXINn | $\stackrel{\bullet}{\bullet}$ | $\begin{aligned} & 30 \\ & 90 \\ & 20 \\ & 20 \end{aligned}$ | $\begin{gathered} 100 \\ 130 \\ 35 \\ 35 \end{gathered}$ | $\begin{aligned} & 200 \\ & 170 \\ & 50 \\ & 50 \end{aligned}$ | mV mV mV mV |

Current Limit

| $\Delta V_{\text {SENSE(CB) }}$ | Circuit Breaker Trip Sense Voltage |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $12 V_{\text {INn }}-12 V_{\text {SENSEn }}$ | $\bullet$ | 45 | 50 | 55 | mV |
|  | $3 V_{\text {INn }}-3 V_{\text {SENSEn }}$ |  |  | 45 | 50 | 55 |
| $\Delta V_{\text {SENSE(ACL }}$ | Active Current Limit Sense Voltage |  | $\bullet$ | 75 | 100 | 125 |
|  | $12 V_{\text {INn }}-12 V_{\text {SENSEn }}$ | $\bullet$ | 75 | 100 | 125 | mV |
|  | $3 V_{\text {INn }}-3 V_{\text {SENSEn }}$ |  | $\bullet$ | 385 | 550 | 715 |
| $I_{\text {CBAUX }}$ | Circuit Breaking Current for AUX Supply |  | $\bullet$ | 10 | 20 | 40 |
| $t_{C B}$ | Circuit Breaker Response Time |  |  |  | mA |  |

Switch Resistance

| $R_{\text {AUX }}$ | Internal Switch Resistance <br> $R_{\text {AUX }}=\left(V_{\text {AUXINn }}-V_{\text {AUXOUTn }}\right) / I$ | Note 4) <br> $\mathrm{I}=375 \mathrm{~mA}$ | $\bullet$ | 0.25 | 0.4 |
| :--- | :--- | :--- | :--- | :--- | :--- |

## External Gate Drive

| $\mathrm{I}_{\text {GATE(UP) }}$ | External N-Channel Gate Pull-Up Current | $\begin{aligned} & \text { Gate Drive On } \\ & V_{12 V G A T E n}=1 \mathrm{~V} \\ & V_{\text {3VGATEn }}=1 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & -5 \\ & -5 \end{aligned}$ | $\begin{aligned} & -9 \\ & -9 \end{aligned}$ | $\begin{aligned} & -13 \\ & -13 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IGATE}(\mathrm{DN})$ | External N-Channel Gate Pull-Down Current | Gate Drive Off $\begin{aligned} & V_{\text {12VGATEn }}=17 \mathrm{~V}, V_{12 V O U T n}=12 \mathrm{~V} \\ & V_{\text {3VGATEn }}=8.3 \mathrm{~V}, \mathrm{~V}_{\text {3VOUTn }}=3.3 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 0.5 \\ & 0.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | mA mA |
| $\mathrm{I}_{\text {GATE(FPD) }}$ | External N-Channel Gate Fast Pull-Down Current | ```Fast Turn Off \(V_{\text {12VGATEn }}=17 \mathrm{~V}, \mathrm{~V}_{\text {12VOUTn }}=12 \mathrm{~V}\) \(\mathrm{V}_{\text {3VGATEn }}=8.3 \mathrm{~V}, \mathrm{~V}_{\text {3VOUTn }}=3.3 \mathrm{~V}\)``` | $\bullet$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 250 \\ & 250 \\ & \hline \end{aligned}$ | $\begin{aligned} & 400 \\ & 400 \end{aligned}$ | mA mA |
| $\Delta V_{\text {GATE }}$ | External N-Channel Gate Drive $12 V_{\text {GATEn }}-12 V_{\text {OUTn }}$ $3 V_{\text {GATEn }}-3 V_{\text {OUTn }}$ | $\mathrm{I}_{\text {GATE }}=1 \mu \mathrm{~A}($ Note 3) | $\bullet$ | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 7.9 \\ & 7.9 \end{aligned}$ | V |
| Input Pins |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{PG} \text { (TH) }}$ | Power Good Threshold Voltage | 12V ${ }^{\text {outn }}$ Falling 3V outn Falling AUXOUTn Falling (Note 5) | $\stackrel{\rightharpoonup}{\bullet}$ | $\begin{aligned} & \hline 10.08 \\ & 2.772 \\ & 2.772 \end{aligned}$ | $\begin{aligned} & 10.38 \\ & 2.855 \\ & 2.855 \end{aligned}$ | $\begin{aligned} & 10.68 \\ & 2.937 \\ & 2.937 \end{aligned}$ | V |
| $\mathrm{V}_{\text {PG(HYST }}$ | Power Good Hysteresis | $\begin{aligned} & \text { 12V } \mathrm{V}_{\text {ouTn }} \\ & 3 \mathrm{~V}_{\text {OUTn }} \\ & \text { AUXOUTn (Note 5) } \end{aligned}$ | $\stackrel{\bullet}{\bullet}$ | $\begin{gathered} \hline 20 \\ 5 \\ 5 \end{gathered}$ | $\begin{aligned} & 70 \\ & 20 \\ & 20 \end{aligned}$ | $\begin{gathered} 110 \\ 30 \\ 30 \end{gathered}$ | mV mV mV |

## ELECTRICAL CHARACTERISTICS The odenties ste spedifications wich paply were the tull operating

 temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{AUXIN}}=\mathrm{V}_{3 \mathrm{VINn}}=3.3 \mathrm{~V}, \mathrm{~V}_{12 \mathrm{VINn}}=12 \mathrm{~V}$, unless otherwise noted. (Note 2)| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ON(TH) }}$ | ONn, AUXONn Pin Threshold Voltage | Rising Edge | $\bullet$ | 1.173 | 1.235 | 1.297 | V |
| $\Delta \mathrm{V}_{\text {ON(TH) }}$ | ONn, AUXONn Pin Hysteresis |  | $\bullet$ | 30 | 70 | 120 | mV |
| $\mathrm{V}_{\text {ON(RTH) }}$ | ONn, AUXONn Pin Reset Threshold Voltage | Falling Edge | $\bullet$ | 0.5 | 0.6 | 0.7 | V |
| Ion(IN) | ONn, AUXONn Pin Input Current | $V_{\text {ONn }}=V_{\text {AUXONn }}=1.2 \mathrm{~V}$ | $\bullet$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{EN}(\mathrm{TH})}$ | $\overline{\text { ENn }}$ Pin Threshold Voltage | $\overline{\text { ENn }}$ Rising | $\bullet$ | 1.173 | 1.235 | 1.297 | V |
| $\Delta \mathrm{V}_{\text {EN( }}$ (HYST) | $\overline{\text { ENn }}$ Pin Hysteresis |  | $\bullet$ | 30 | 70 | 120 | mV |
| $\underline{\overline{E N N}(U P)}$ | ENn Pull-Up Current | $\mathrm{V}_{\overline{\mathrm{ENn}}}=1 \mathrm{~V}$ | $\bullet$ | -5 | -9 | -13 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {FON }}$ | FONn Pin Logic Threshold |  | $\bullet$ | 0.7 |  | 2.6 | V |
| 1 SENSE | SENSE Pin Input Current $12 V_{\text {SENSEn }}$ $3 V_{\text {SENSEn }}$ | $\begin{aligned} & V_{12 V S E N S E n}=12 \mathrm{~V} \\ & V_{\text {3VSENSEn }}=3.3 \mathrm{~V} \\ & \hline \end{aligned}$ | $\bullet \bullet$ |  | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| IOUT | OUT Pin Input Current $12 \mathrm{~V}_{\text {OUTn }}$ 3V OUTn | $\begin{gathered} \hline \text { Gate Drive On } \\ V_{12 v o u T n}=12 \mathrm{~V} \\ V_{\text {3VouTn }}=3.3 \mathrm{~V} \end{gathered}$ | $\bullet$ |  | $\begin{aligned} & 45 \\ & 27 \end{aligned}$ | $\begin{aligned} & 90 \\ & 60 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {OUT(DIS }}$ | OUT Pin Discharge Resistance <br> $12 \mathrm{~V}_{\text {OUTn }}$ <br> 3V OUTn <br> AUXOUTn | $\begin{gathered} \text { Gate Drive Off } \\ V_{\text {12VOUTn }}=6 \mathrm{~V} \\ V_{\text {3VOUTn }}=2 \mathrm{~V} \\ V_{\text {AUXOUTn }}=2 \mathrm{~V} \end{gathered}$ | $\bullet$ | $\begin{aligned} & 350 \\ & 165 \\ & 375 \end{aligned}$ | $\begin{aligned} & 700 \\ & 330 \\ & 750 \end{aligned}$ | $\begin{gathered} 1400 \\ 660 \\ 1500 \end{gathered}$ | $\Omega$ $\Omega$ $\Omega$ |

## Output Pins

| $V_{0 L}$ | Output Low Voltage FAULTn, AUXFAULTn, $\overline{\text { PGOODn }}$, $\overline{\text { AUXPGOODn (Note 5) }}$ | $\mathrm{I}_{\text {PIN }}=3 \mathrm{~mA}$ | $\bullet$ |  | 0.14 | 0.4 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IPU | Pull-Up Current FAULTn, $\overline{\text { AUXFAULTn }}, \overline{\text { PGOODn }}$, $\overline{\text { AUXPGOODn (Note 5) }}$ | $\mathrm{V}_{\text {PIN }}=1.5 \mathrm{~V}$ | $\bullet$ | -5 | -9 | -13 | $\mu \mathrm{A}$ |

## Slew Rate

| SR ${ }_{\text {AUXOUT }}$ | AUXOUTn Slew Rate |  | $\bullet$ | 1.25 | 1.7 | V/ms |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Delays |  |  |  |  |  |  |
| $\mathrm{tPLH}^{\text {(GATE) }}$ | Input High (ONn) to GATEs High Prop Delay |  | $\bullet$ | 7 | 14 | $\mu \mathrm{s}$ |
| $\mathrm{tPLH}(\mathrm{UVL})^{\text {l }}$ | Input Supply Low ( $12 \mathrm{~V}_{\mathrm{IN}}, 3 \mathrm{~V}_{\mathrm{INn}}$ ) to GATEs Low Prop Delay |  | $\bullet$ | 18 | 36 | $\mu \mathrm{S}$ |
| $\mathrm{tPLH}(\mathrm{PG})$ | Out Low (12V OUTn $3 \mathrm{~V}_{\text {OUTn }}$ ) to $\overline{\text { GGOOD }}$ High Prop Delay |  | $\bullet$ | 20 | 40 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {PHL(SENSE) }}$ | Sense Voltage High to GATE Low | $\Delta \mathrm{V}_{\text {SENSE }}=200 \mathrm{mV}, \mathrm{C}_{\text {GATE }}=10 \mathrm{nF}$ | $\bullet$ | 0.4 | 1 | $\mu \mathrm{S}$ |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: All current into device pins is positive, all current out of the device pins is negative. All voltages are referenced to GND unless otherwise specified.

Note 3: An internal clamp limits the GATE pins to a minimum of 5 V above $\mathrm{V}_{\text {OUT }}$. Driving this pin to voltages beyond the clamp may damage the device.
Note 4: For the QFN package, the AUX FET on resistance is guaranteed by correlation to wafer level measurements.
Note 5: Available on QFN package only.

## TYPICAL PERFORMAOCE CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{AUXIN}}=\mathrm{V}_{3 \mathrm{VIINn}}=3.3 \mathrm{~V}, \mathrm{~V}_{12 \mathrm{VINn}}=12 \mathrm{~V}$, unless otherwise noted. (Note 2)

$3 \mathrm{~V}_{\mathrm{INn}}$, AUXINn Rising Threshold vs Temperature


4242 G04
OUT Discharge Resistance vs Temperature

$\mathrm{V}_{\mathrm{Cc}}, 12 \mathrm{~V}_{\mathrm{IN}}$ and $3 \mathrm{~V}_{\mathrm{INn}}$ Supply
Current vs Temperature


4242 G02
$12 \mathrm{~V}_{\text {OUTn }}$ Power Good Threshold vs Temperature


ONn, AUXONn, ENn Low-to-High Threshold vs Temperature


12V $_{\text {INn }}$ UV Rising Threshold vs Temperature


4242 G03
$3 V_{\text {OUTn }}$, AUXOUTn Power Good Threshold vs Temperature


ONn, AUXONn, $\overline{\text { ENn }}$ Hysteresis vs Temperature


TYPICAL PERFORMANCE CHARACTERISTICS
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{AUXINn}}=\mathrm{V}_{3 \mathrm{VIINn}}=3.3 \mathrm{~V}, \mathrm{~V}_{12 \mathrm{VINn}}=12 \mathrm{~V}$, unless otherwise noted. (Note 2)


4242 G 10


4242 G13
Aux Circuit Breaker Trip Current vs Temperature


FONn High-to- Low Threshold

$4242 \mathrm{G11}$
Current Limit Propagation Delay vs Sense Voltage


4242 G14
Circuit Breaker Trip Filter Time vs Temperature



4242 G12
Circuit Breaker Trip Sense Voltage vs Temperature


Gate Drive vs $I_{\text {gate }}$


## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{AUXINn}}=\mathrm{V}_{3 \mathrm{VIINn}}=3.3 \mathrm{~V}, \mathrm{~V}_{12 \mathrm{VINn}}=12 \mathrm{~V}$, unless otherwise noted. (Note 2)



4242 G21


Gate Fast Pull-Down Current vs Temperature


4242 G22

## PIn fUnCTIOnS

$12 \mathrm{~V}_{\text {GATE }} / 12 \mathrm{~V}_{\text {GATE2: }}$ Gate Drive for 12 V Supply External N-Channel MOSFET. An internal charge pump provides a $9 \mu \mathrm{~A}$ pull-up current to ramp up $12 \mathrm{~V}_{\text {GATEn }}$. During turn off, a 1 mA pull-down current source discharges $12 \mathrm{~V}_{\text {GATEn }}$ to ground. $12 \mathrm{~V}_{\mathrm{GATEn}}$ is internally clamped to 5.5 V above $12 \mathrm{~V}_{\text {OUTn. }}$. During an overcurrent fault, a 250 mA pull-down current source between $12 \mathrm{~V}_{\mathrm{GATEn}}$ and $12 \mathrm{~V}_{\text {OUTn }}$ is activated. An external RC network is required at the pin for optimum current limit response.
$12 V_{\text {SENSE1 }} / 12 V_{\text {SENSE2: }}$ : 12 V Supply Current Limit Sense Input. A sense resistor is placed in the supply path between $12 \mathrm{~V}_{\text {INn }}$ and $12 \mathrm{~V}_{\text {SENSEn }}$ to sense the 12 V channel's load current. The voltage across the sense resistor is monitored for active current limit and circuit breaker fault detection. To disable the circuit breaker function for the 12 V channel, connect $12 \mathrm{~V}_{\text {SENSEn }}$ to $12 \mathrm{~V}_{\text {INn }}$.
$12 \mathrm{~V}_{\mathrm{IN} 1} / 12 \mathrm{~V}_{\mathrm{IN} 2}$ : 12 V Supply Input. An undervoltage lockout circuit disables the 12 V and 3.3 V supplies when $12 \mathrm{~V}_{\text {IN }}$ voltage is less than 9.78 V .
$12 \mathrm{~V}_{\text {OUT1 }} / 12 \mathrm{~V}_{\text {OUT2 }}$ : 12 V Output Connection. Connect this pin to the source of the 12 V supply external N -channel MOSFET for gate drive return. PGOOD1/PGOOD2 cannot pull low until this pin goes above 10.38 V . A $700 \Omega$ active pull-down discharges $12 \mathrm{~V}_{\text {OUTn }}$ to ground whenthe external MOSFET is turned off.
$3 \mathrm{~V}_{\mathrm{GATE}} 1 / 3 \mathrm{~V}_{\mathrm{GATE} 2}$ : Gate Drive for 3.3V Supply External N-Channel MOSFET. An internal charge pump provides a $9 \mu \mathrm{~A}$ pull-up current to ramp up $3 \mathrm{~V}_{\text {GATEn. }}$. During turn off, a 1 mA pull-down current source discharges $3 \mathrm{~V}_{\text {GATEn }}$ to ground. $3 \mathrm{~V}_{\mathrm{GATEn}}$ is internally clamped to 5.5 V above $3 \mathrm{~V}_{\text {outn }}$. During an overcurrent fault, a 250 mA pull-down current source between $3 \mathrm{~V}_{\text {GATEn }}$ and $3 \mathrm{~V}_{\text {OUTn }}$ is activated. An external $R C$ network is required at the pin for optimum current limit response.
$3 \mathrm{~V}_{\text {SENSE1 }} / 3 \mathrm{~V}_{\text {SENSE2: }}$ : 3.3 V Supply Current Limit Sense Input. A sense resistor is placed in the supply path between $3 \mathrm{~V}_{\text {INn }}$ and $3 \mathrm{~V}_{\text {SENSEn }}$ to sense 3.3 V channel's load current. The voltage across the sense resistor is monitored for active current limit and circuit breaker fault detection. To disable the circuit breaker function for the 3.3 V channel, connect $3 \mathrm{~V}_{\text {SENSEn }}$ to $3 \mathrm{~V}_{\text {INn }}$.
$3 \mathrm{~V}_{\text {IN } 1} / 3 \mathrm{~V}_{\text {IN2 }}$ : 3.3 V Supply Input. An undervoltage lockout circuit disables the 3.3 V and 12 V supplies when 3 V INn voltage is less than 2.67 V .
$3 \mathrm{~V}_{\text {OUT } 1} / 3 \mathrm{~V}_{\text {OUT2 }}$ : 3.3V Output Connection. Connect this pin to the source of the 3.3 V supply external N -channel MOSFET for gate drive return. PGOOD1/PGOOD2 cannot pull low until this pin goes above 2.855 V . A $375 \Omega$ active pull-down discharges $3 \mathrm{~V}_{\text {OUTn }}$ to ground when the external MOSFET is turned off.

AUXFAULT1/AUXFAULT2: AUX Supply Fault Status Output. AUXFAULTn is normally pulled high by an internal $9 \mu \mathrm{~A}$ pull-up. It asserts low if the AUX channel shuts off due to an overcurrent fault or due to the device temperature rising above $150^{\circ} \mathrm{C}$. Indicates switch ON status when FONn and ENn are high.
AUXON1/AUXON2: AUX Supply On Control Input. A rising edge turns on the internal FET, while a falling edge turns it off. Pulling this pin below 0.6 V for more than $3.5 \mu \mathrm{~s}$ clears the fault on the AUX channel.

AUXIN1/AUXIN2: AUX Supply Input. An undervoltage lockout circuit disables the AUX supply when the voltage at AUXINn is less than 2.67 V . AUXINn is the input to the internal pass FET.
AUXOUT1/AUXOUT2: AUX Supply Output. AUXOUTn is the output from the internal pass FET. AUXPGOOD1/ AUXPGOOD2 cannot pull low until this pin goes above 2.855 V . A $750 \Omega$ active pull-down discharges AUXOUTn to ground when the internal FET is turned off.

## PIn fUnCTIOnS

$\overline{\text { AUXPGOOD1 }} / \overline{\text { AUXPGOOD2 }}$ (QFN): AUX Supply Power Status Output. This open-drain pin is pulled high by an internal $9 \mu \mathrm{~A}$ pull-up when AUXOUTn is below power good threshold, when ENn is high, during thermal shutdown, AUXONn is low or when $V_{C C}$ or AUXINn are in UVLO.
$\overline{\text { EN1/EN2: }}$ Card Presence/Slot Insert Detect Input. ENn pin must be pulled below 1.235 V to enable the system. An internal $9 \mu \mathrm{~A}$ pull-up current source is present on this pin.
Exposed Pad (QFN): Power Ground. PCB electrical connection is optional.

FAULT1/FAULT2: Main Supplies Fault Status Output. FAULTn is pulled high by an internal $9 \mu A$ pull-up. When an overcurrent fault occurs at either the 12 V or 3.3 V supply, $\overline{\text { FAULTn }}$ is latched low.

FON1/FON2: Force On Digital Input. For diagnostic purposes, a high input overrides undervoltage and overcurrent faults on 12V, 3.3V and AUX channels and input commands
on the ONn and AUXONn pins. However, UVLO on $\mathrm{V}_{C C}$ would shut off the switches. Caution! There is no current limit mechanism in this mode. Connect FONn to ground to disable the fault override feature.
GND: Device Ground. Connect to a ground plane.
ON1/ON2: Main Supply On Control Input. A rising edge turns on the external MOSFETs for the 12 V and 3.3 V supplies, while a falling edge turns them off. Pull this pin below 0.6 V to clear the faults on 12 V and 3.3 V channels.

PGOOD1/PGOOD2: Main Supply Power Status Output. This open-drain pin is pulled high by an internal $9 \mu \mathrm{~A}$ pull-up when 12 V outn or $3 \mathrm{~V}_{\text {OUTn }}$ is below power good threshold, when ENn is high, ONn is low or when $V_{C C}$ or any of the main supplies are in UVLO.
$\mathbf{V}_{\text {cc: }}$ Device Supply Input. Operates from 2.7 V to 6 V . An internal undervoltage lockout circuit disables the part until the voltage at $\mathrm{V}_{\mathrm{CC}}$ exceeds 2.45 V .

## fUnctional dingram



## OPERATION

The Functional Diagram displays the main functional elements of this device. The LTC4242 is designed to control the power for two independent slots on a PCI Express backplane, allowing two boards to be safely inserted and removed. During normal operation, the charge pump sources $9 \mu \mathrm{~A}$ to turn on the gate of the external N -channel MOSFETs to pass power to the load. The gates of the external MOSFETs are clamped about 5.5 V above their sources. The gates of the AUX FETs rise at a slew rate of about $1.25 \mathrm{~V} / \mathrm{ms}$ to control the inrush current.

The electronic circuit breaker (ECB) comparator and analog current limit (ACL) amplifier monitor the load current using the difference between the $\mathrm{V}_{\text {IN }}$ and SENSE voltage. The threshold of the ACL is set at $2 x$ the ECB threshold. The ACL amplifier limits the current in the load by reducing the gate-to-source voltage of the external MOSFETs in an active control loop. When an overcurrent condition persists for more than $20 \mu \mathrm{~s}$, the MOSFETs are shut off to prevent overheating. $\overline{\text { FAULT }}$ is latched low to signal that an overcurrent condition has occurred on the external MOSFETs controlling the main channels.

The AUX FET's control circuitry has a circuit breaker that trips at 550 mA after $20 \mu \mathrm{~s}$. It also incorporates an active current limit amplifier that would limit the current flowing in the AUX FET to about 1.65A. A thermal shutdown circuit shuts off the AUX FET when the die temperature rises above $150^{\circ} \mathrm{C}$. AUXFAULT is latched low to signal
an overcurrent conditon on the internal FET or thermal shutdown has occurred.

When the switches are off (both internal and external), the OUT pins are discharged to ground through internal N -channel transistors.

The output voltages are monitored using the OUT pins and the PG comparators to determine if the voltage is valid. The power good conditon is signaled by the PGOOD/AUXPGOOD pins using open-drain pull-down transistors.

The Functional Diagram shows the monitoring blocks of the LTC4242. The group of comparators in the system control includes the UVLO, ON and EN comparators. These comparators are used to determine if the external conditions are valid prior to turning on the switches. But first the undervoltage lockout circuit (UVLO) must validate the input supplies and the main supply $\mathrm{V}_{\text {CC }}$ and generate the power up initialization to the logic circuits.
The FON inverter in the system control is used for operating the LTC4242 in diagnostic mode. In this mode of operation, all pass transistors are forced to turn on, ignoring the undervoltage, circuit breaker/current limiting status and input commands. However, if $\mathrm{V}_{\text {CC }}$ drops below its UVLO voltage, all switches would be shut off, regardless of FON.

## APPLICATIONS INFORMATION

The typical LTC4242 application is in a backplane or motherboard that controls power to two PCI Express slots. The device reports fault and power good status to the system hot plug controller (HPC).
The basic LTC4242 application circuit is shown in Figure 1. Discussion begins with board presence detection in a PCI Express system, the normal turn on and off sequence, the various fault conditons and recovery from fault situations. The force on operation is discussed next followed by the considerations for PCB layout. External component selection is discussed in detail in the Design Example section.

## Board Presence Detect

In PCI Express systems, the system board connector uses two signals, $\overline{\text { PRSNT1 }}$ and $\overline{\text { PRSNT2, to detect the pres- }}$ ence of a board and ensure a fully inserted board in the connector as shown in Figure 2. PRSNT2 is routed to the system HPC. Upon a board insertion into the connector, a turn-on command is generated by the HPC to LTC4242 after a programmed HPC debounce delay, as shown in Figure 1. Another method to generate the debounce delay is through the delay network shown in Figure 3.

## APPLICATIONS InFORMATION



Figure 1. Typical PCI Express Application

## APPLICATIONS INFORMATION



Figure 2. Plug-In Card Insertion/Removal


Figure 3. RC Network to Generate Delay During Card Plug-In

When PRSNT2 pulls low after insertion of a board, the ENn pin goes low after a delay as determined by the values of $C_{D}$ and $R_{D}$. For plug-in debounce delay of 1 ms and $R_{D}$ of 47 k :

$$
C_{D}=\frac{t_{\text {DELAYY }}(\mathrm{ms})}{43.5} \mu \mathrm{~F}=0.023 \mu \mathrm{~F}
$$

Choose $C_{D}$ to be $33 n F$.

When the board is removed, the power to the slot is disabled after a delay of:

$$
\mathrm{t}_{\mathrm{DELAY} 2}=\frac{0.765 \mathrm{C}_{\mathrm{D}}}{9} \mathrm{~s}=2.8 \mathrm{~ms}
$$

## Turn-On Sequence

The PCI Express power supplies are controlled by the external N-channel pass transistors, Q1 through Q4, in the 12 V and 3.3 V power paths, and internal pass transistors

## APPLICATIONS InFORMATION

for the 3.3V auxiliary power paths. Sense resistors R1 to R 4 provide input for current fault detection. Resistors $\mathrm{R}_{\mathrm{G} 1}$ to $\mathrm{R}_{\mathrm{G} 4}$ and capacitors $\mathrm{C}_{\mathrm{G} 1}$ to $\mathrm{C}_{\mathrm{G} 4}$ compensate the current control loops. Capacitors $\mathrm{C}_{\mathrm{G} 1}$ to $\mathrm{C}_{\mathrm{G} 4}$ also control the output power-up rate and the inrush current while resistors R5 to R8 prevent high frequency oscillations in N-channel MOSFETs, Q1 to Q4 respectively.

The following conditions must be satisfied before the external and internal switches can be turned on.

1. The device's power supply, $V_{C C}$, must exceed its undervoltage lockout threshold. To turn on the external/internal switches, the main/auxiliary input supplies must exceed their UVLO thresholds.
2. The $\overline{\mathrm{EN}}$ pin must be pulled low to begin the start-up sequence.

When these initial conditions are satisfied, the ON pins are checked. The LTC4242 features per slot ON pins, the AUXON and ON, to allow independent control of the main input supplies ( 12 V and 3.3 V ) and the 3.3 V auxiliary supplies. If the ON pin is high, the switches turn on. If ON is low, the switches turn on when the ON pin is brought high. Figure 4 shows all supplies turning on after EN goes low.

Each of the external switches is turned on by charging the GATE with a $9 \mu \mathrm{~A}$ current source. The voltage at the GATE pins rises with a slope equal to $9 \mu \mathrm{~A} / \mathrm{C}_{\mathrm{G}}$ and the supply inrush current is set at $C_{L} / C_{G} \bullet 9 \mu A$, where $C_{L}$ is the capacitance at the supply output.
The gate of the internal switch is slewed resulting in the 3.3V $\mathrm{V}_{\text {AUX }}$ supply output powering up at an internally set rate of about $1.25 \mathrm{~V} / \mathrm{ms}$.

The circuit breaker (ECB) of the input supplies is armed after the input supplies clear UVLO. Once the supplies have been turned on and the outputs are within tolerance, PGOOD for the main input supplies and AUXPGOOD for the auxiliary input supplies (available for the QFN only) are pulled low.


Figure 4. Normal Power-Up Sequence

## Turn-Off Sequence

The switches can be turned off by a variety of conditions.

1. The ON/AUXON pin going low would turn off the main/ internal switches.
2. $\overline{E N}$ going high turns off all switches.
3. A variety of fault conditions will turn off the switches. These include supply undervoltage and overcurrent circuit breaker faults.
4. When thermal shutdown activates, the internal switch is shut off.

When ON goes low, the main switches are turned off with a 1 mA current pulling down the gate to ground. When the main supplies are shut off, the PGOOD signal pulls high and the outputs are discharged to ground through internal switches. Similarly, when an auxiliary supply is turned off, the AUXPGOOD signal pulls high and its output is discharged to ground through internal switches. Figure 5 shows all supplies being turned off by EN going high.

## APPLICATIONS InfORMATION



Figure 5. Normal Power-Down Sequence

## Thermal Shutdown

Each of the two internal switches for the 3.3V auxiliary supplies is protected by an independent thermal shutdown circuit. If the temperature of an internal switch reaches $150^{\circ} \mathrm{C}$, the switch shuts down immediately and AUXFAULT is latched low. All other power switches are not affected. The switch is allowed to turn on again by recycling the AUXON pin low then high with the temperature falling below $120^{\circ} \mathrm{C}$.

## Overcurrent Fault

The LTC4242 features dual level glitch tolerant protection against overcurrent faults for all the supplies. The sense resistor (both internal and external) voltage drop is monitored by an electronic circuit breaker (ECB) comparator and an active current limit (ACL) amplifier. In the event that a supply's current exceeds the ECB threshold, an internal timer is started. If the supply is still overcurrent after $20 \mu \mathrm{~s}$, the ECB trips and the MOSFET turns off immediately, as shown in Figure 6.

During start-up, a supply output could be shorted to ground in the worst case. The inrush current would be limited to the ACL threshold, which is $2 x$ the ECB threshold, and the part will latch off after $20 \mu \mathrm{~s}$.


Figure 6. Overcurrent Fault on 3.3V Output


Figure 7. Short-Circuit Fault on 3.3V Output
During an output short circuit, the surge current must be brought to a controlled level within the shortest amount of time to protect the system. The LTC4242's active current limitenters a high current protection mode thatimmediately turns off the output MOSFET by pulling its gate-to-source voltage to zero. Current in the output MOSFET drops from tens of amps to zero in a few hundred nanoseconds. The input voltage drops during the high current and then spikes upwards due to lead parasitic inductances as the

APPLICATIONS INFORMATION


Figure 8. Short-Circuit Fault on $3.3 \mathrm{~V}_{\text {AUX }}$ Output
MOSFET shuts off (see Supply Transients). The compensation network $\mathrm{R}_{\mathrm{G}} / \mathrm{C}_{\mathrm{G}}$ assists the gate voltage recovery. The ACL limits the current level to $2 x$ the ECB threshold by regulating the gate voltage.
For the internal switch, the ACL limits the supply current to about $3 x$ the circuit breaker current level of 550 mA .

The ECB has a $20 \mu$ s filter delay before latching offto prevent unnecessary resets of the system due to minor transient surges. An overcurrent fault on any of the main outputs ( 12 V or 3.3 V ) latches off both main outputs without affecting the 3.3V auxiliary output. Similarly, an overcurrent fault on the 3.3 V auxiliary output latches off the auxiliary output, without affecting the main outputs.
When there is a shorted load with significant supply lead inductance, the supply pin voltage could collapse before the ACL brings down the gate of the external MOSFET. In this case, the undervoltage lockout circuit, with $18 \mu$ s filter time, turns off the pass MOSFETs.

## Undervoltage Fault

An undervoltage fault occurs when any of the input supplies, $12 \mathrm{~V}_{\text {IN }}, 3 \mathrm{~V}_{\text {IN }}$ or AUXIN, falls below its undervoltage threshold for more than $18 \mu \mathrm{~s}$. This turns off the switches immediately. An undervoltage on the 3.3 V auxiliary supply will not cause the main supplies to shut off and vice versa. An undervoltage fault on any of the main supplies shuts off both main supply switches. If $V_{C C}$ falls below
its UVLO threshold for more than $38 \mu \mathrm{~s}$, all switches are turned off. The switches are allowed to turn on when the supply voltages and $V_{C C}$ rise above their respective undervoltage thresholds.

## Power Good Fault

A power good fault occurs when any supply output drops below its power good threshold for more than $20 \mu \mathrm{~s}$. A power good fault on the main/AUX supplies causes the $\overline{\text { PGOOD/AUXPGOOD }}$ to be pulled high. There are a variety of conditions which must be satisfied for PGOOD/ $\overline{\text { AUXPGOOD }}$ to be asserted low:

1. The output voltage is above power good threshold
2. $\overline{\mathrm{EN}}$ pin is low
3. The input voltage is above the undervoltage threshold
4. ON pin is high
5. Thermal shutdown not activated

## Resetting Faults

To reset an overcurrentfault on the main outputs, bring ON low or the faulting supply below its undervoltage lockout (UVLO) threshold. To reset an overcurrent or thermal shutdown fault on the auxiliary output, bring AUXON Iow or the auxiliary suppy below its UVLO threshold. Bringing $V_{\text {CC }}$ below its UVLO threshold resets all overcurrent and thermal shutdown faults. The part cannot be reset when fault overide, FON, is high.

## Auto-Retry After a Fault

As shown in Figure 9, the LTC4242 can be configured to automatically retry after a fault condition by connecting both the FAULT and ON pins together with an RC network. The auto-retry circuit will attempt to restart the LTC4242 after a circuit breaker trip, as shown in the timing diagram of Figure 10.

$$
\mathrm{t}_{\text {OFF }} \approx \frac{\mathrm{R}_{\text {AUTO }} \bullet \mathrm{C}_{\text {AUTO }} \bullet\left(1.235-\mathrm{V}_{\mathrm{OL}}\right)}{2.065+\mathrm{R}_{\text {AUTO }} \bullet 9 \mu \mathrm{~A}}
$$

For the component values shown, $\mathrm{t}_{\mathrm{OFF}}=3.3 \mathrm{~ms}$. Since the duration of a short is less than $40 \mu \mathrm{~s}$ in the worst case, the auto-retry duty cycle is $1.3 \%$.

## APPLICATIONS INFORMATION



Figure 9. Auto-Retry Application


Figure 10. Auto-Retry Timing

## GATE Pin Voltage

The minimum gate drive voltage is 4.5 V , therefore, logic level N -channel MOSFETs should be used for the external switches to maintain adequate gate enhancement. The GATE pins are clamped at a typical value of 5.5 V above the respective OUT pins.

## Compensating the Active Current Loop

The active current limit circuit is compensated using the resistor $\mathrm{R}_{\mathrm{G}}$ and the slew rate control capacitor $\mathrm{C}_{\mathrm{G}}$. The value of $\mathrm{C}_{\mathrm{G}}$ is selected based on the inrush current allowed. The $\mathrm{R}_{\mathrm{G}}$ value should be experimentally determined. Asuggested value range for $\mathrm{R}_{\mathrm{G}}$ is between $10 \Omega$ and $100 \Omega$.

## VCC Power Supply

The LTC4242 derives its power from $V_{\text {CC }}$. A bypass capacitor of $1 \mu \mathrm{~F}$ should be connected between this pin and ground. If $\mathrm{V}_{\mathrm{CC}}$ is derived from the input supplies of $3 \mathrm{~V}_{\text {IN }}$ or AUXIN , a lowpass filter shown in Figure 11 should be used.
This RC network allows the LTC4242 to ride through a $3 \mathrm{~V}_{\text {IN }} /$ AUXIN short-circuit transient without collapsing below the $\mathrm{V}_{C C}$ UVLO threshold. AUXIN or $3 \mathrm{~V}_{\text {IN }}$ may have narrow but high glitches due to parasitic inductance. Since the absolute maximum rating for $\mathrm{V}_{\mathrm{CC}}$ is 7 V compared to 10 V for AUXIN and $3 \mathrm{~V}_{\text {IN }}$, the $\mathrm{R}_{S}$ and C 1 values should be chosen to damp the peak voltage seen by $\mathrm{V}_{\text {CC }}$ below 7 V .


Figure 11. RC Network for $V_{\text {CC }}$ Filtering

## Force ON Operation

When the FON pin is pulled high and EN is low, the LTC4242 operates in the diagnostic mode. All the input supplies' power switches are forced to turn on, regardless of undervoltage conditions on the input supplies, status of the ON pins and the fault latch. The contents in the fault latch would be preserved during this time and no change of state would occur after the part is configured to operate in the diagnostic mode. If the output current exceeds the ECB threshold, FAULT/AUXFAULT is pulled low immediately, but does not latch. The undervoltage lockout on $V_{C C}$ turns off all the switches, regardless of the status of FON. During thermal shutdown, the internal switch is shut off to prevent overheating, even if FON is high. The main power switches remain on as FON is high. Care must be taken to ensure the outputs are not short circuited since there is no current limit mechanism in diagnostic mode.

## APPLICATIONS INFORMATION

Yet another mode of operation is the Force ON with current limit mode. To enter this mode, pull both FON and $\overline{E N}$ high. In this mode of operation, the ACLs are enabled with the $20 \mu \mathrm{~s}$ filter time disabled. The fault latch of the AUX supply can be latched if the AUX's $I_{\text {CBAUX }}$ is exceeded. AUXFAULT indicates whether the AUX channel FET is on or off. To enter normal operation, pull FON and EN Iow and recycle the ON and AUXON pins.

## PCB Layout Considerations

For proper operation of the LTC4242's circuit breaker, a Kelvin connection to the sense resistors is required. The Kelvin sense PCB layout traces should be minimum length, closed together, balanced and symmetrical to minimize wiring errors. In addition, the PCB layout for the sense resistors and the power MOSFETs should include good thermal management techniques for optimal device power dissipation. A recommended PCB layout for the 12 V sense resistor and the power MOSFET is illustrated in Figure 12.

In Hot Swap applications where load currents can be 10A, narrow PCB tracks exhibit more resistance than wider tracks and hence, operate at higher temperatures. Since the sheet resistance of $10 z$ copper foil is approximately $0.5 \mathrm{~m} \Omega /$ square, track resistances and voltage drops add up quickly in high current applications. Thus, to keep PCB track resistance, voltage drop and temperature rise to a minimum, the suggested trace width in these applications for $10 z$ copper foil is 0.03 " for each ampere of DC current.

In the majority of applications, it will be necessary to use plated-through vias to make circuitry connections from components layers to power and ground layers internal to the PCB. For $10 z$ copper foil plating, a general rule is 1 A of DC current per via making sure the via is properly dimensioned so that solder completely fills any void. Check with your PCB fabrication facility for via current specifications.


Figure 12. Recommended Layout for Power MOSFET, Sense Resistor and GATE Components for the 12V Rail

## APPLICATIONS INFORMATION

In system board applications, large bypass capacitors $(\geq 10 \mu \mathrm{~F})$ are recommended at each of the system input supplies to minimize supply glitches as a result of large inrush or fault currents.

It is important to put C 1 , the bypass capacitor for the $\mathrm{V}_{\mathrm{CC}}$ pin as close as possible between the $V_{C C}$ and GND pins.

## Design Example

Consider a PCI Express Hot Swap application example with the following power supply requirements:

Table 1. PCI Express Power Supply Requirements

| SUPPLY VOLTAGE | MAXIMUM SUPPLY <br> CURRENT | MAXIMUM LOAD <br> CAPACITANCE |
| :---: | :---: | :---: |
| 12 V | 5.5 A | $2000 \mu \mathrm{~F}$ |
| 3.3 V | 3.0 A | 1000 HF |
| $3.3 \mathrm{~V}_{\text {AUX }}$ | 375 mA | 150 F |

1. Select an $R_{\text {SENSE }}$ value for each supply. Calculate the $R_{\text {SENSE }}$ value based on the maximum load current and the lower circuit breaker threshold limit, $\Delta \mathrm{V}_{\text {SENSE(CB)(MIN). In }}$ a PCI Express connector, five pins are allocated for the 12 V supply, three pins for the 3.3 V supply and one pin for $3.3 \mathrm{~V}_{\text {Aux }}$. The current rating of a connector pin is 1.1 A . If a $1 \%$ tolerance is assumed for the sense resistors, then the following values of resistances should suffice:

Table 2. Sense Resistance Values

| VOLTAGE SUPPLY | R $_{\text {SENSE }}$ (1\%) | $\mathbf{I}_{\text {TRIP(MIN) }}$ | $\mathbf{I}_{\text {TRIP(MAX) }}$ |
| :---: | :---: | :---: | :---: |
| 12 V | $8 \mathrm{~m} \Omega$ | 5.6 A | 6.9 A |
| 3.3 V | $13 \mathrm{~m} \Omega$ | 3.4 A | 4.3 A |

2. Assume no load current at start-up and the inrush current charges the load capacitance. Compute gate capacitance with:

$$
\begin{equation*}
\mathrm{C}_{\mathrm{GATE}}=\frac{\mathrm{I}_{\mathrm{GATE}(\mathrm{UP})} \bullet \mathrm{t}_{1}}{\mathrm{~V}_{\mathrm{OUT}}} \tag{2}
\end{equation*}
$$

$t_{1}$ is the time to charge up the load capacitor.
With $I_{G A T E(U P)(M A X)}=13 \mu A$ and $t_{1}=10 \mathrm{~ms}$ :
a. For 12V Supply, $\mathrm{C}_{\mathrm{GATE}}=11 \mathrm{nF}$
b. For 3.3V Supply, $\mathrm{C}_{\text {GATE }}=39 \mathrm{nF}$

So a value of 15 nF and $47 \mathrm{nF}( \pm 10 \%)$ should suffice for the 12 V and 3.3 V supplies respectively. The worst-case $\mathrm{t}_{1}$ and inrush currents are tabulated in Table 3.

Table 3. Worst-Case $\mathrm{t}_{1}$ and Inrush Current

| VOLTAGE SUPPLY | $\mathbf{t}_{1 \text { (MIN) }}$ | $\mathbf{t}_{\mathbf{1}_{\text {(MAX) }}}$ | MAX IINRUSH |
| :---: | :---: | :---: | :---: |
| 12 V | 13 ms | 40 ms | 2.4 A |
| 3.3 V | 11 ms | 34 ms | 0.4 A |

For the internal switch, the slew rate (SR) at the $3.3 \mathrm{~V}_{\text {AUX }}$ supply output is limited to $1.7 \mathrm{~V} / \mathrm{ms}$ max. The inrush current can then be calculated according to:

$$
\begin{equation*}
I_{\text {INRUSH(MAX) }}=\mathrm{C}_{\text {LOAD }} \bullet \mathrm{SR}_{\text {MAX }} \tag{3}
\end{equation*}
$$

The inrush current must be lower than 385 mA ( $\mathrm{I}_{\text {CBAUX(MIN) }}$ ) for proper start-up. Assuming a tolerance of $30 \%$ for the load capacitance, the value of ClOAD should not exceed $170 \mu \mathrm{~F}$.
3. Next is the selection of MOSFETs for the 12 V and 3.3 V main input supplies. The Si7336ADP's on resistance is less than $4 \mathrm{~m} \Omega$ at $\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{~V}, 25^{\circ} \mathrm{C}$ and it is a good choice for 3.3 V and 12 V main supplies.

Since the maximum load for the 3.3 V supply is 3 A , the MOSFET may dissipate up to 36 mW . The Si7336ADP has a maximum junction-to-ambient thermal resistance of $50^{\circ} \mathrm{C} / \mathrm{W}$. This gives a junction temperature of $51.8^{\circ} \mathrm{C}$ when operating at a case temperature of $50^{\circ} \mathrm{C}$. According to the Si7336ADP's Normalized On-Resistance vs Junction Temperature curve, the device's on resistance can be expected to increase by about 12\% over its room temperature value. Recalculation for steady-state $\mathrm{R}_{\mathrm{ON}}$ and junction temperature yield approximately $4.5 \mathrm{~m} \Omega$ and $52^{\circ} \mathrm{C}$, respectively. The voltage drop across the 3.3 V sense resistor and series MOSFET at 3 A and at $50^{\circ} \mathrm{C}$ PCB temperature is less than 53 mV .
The MOSFET dissipates power during inrush charging of the output load capacitor. Assuming no load current, the MOSFET's dissipated power equals the final load capacitor stored energy. Therefore, average MOSFET dissipated power is:

$$
\begin{equation*}
P_{O N}=\frac{C_{L} \cdot V_{O U T}^{2}}{2 \bullet t_{1}} \tag{4}
\end{equation*}
$$

## APPLICATIONS INFORMATION

Using $P_{\text {ON }}$ and $t_{1}$ to look up the MOSFETs' single pulse $\theta_{\mathrm{JA}(\mathrm{MAX})}$ from the manufacturer's Transient Thermal Impedance Graph, the worst-case junction-to-ambient temperature rise occurs for the 12V MOSFET.

Table 4. MOSFET Power-Up Temperature Rise Calculation

| VOLTAGE SUPPLY | $\boldsymbol{P}_{\mathrm{ON}}$ | $\theta_{\mathrm{JA}(\mathrm{MAX})}$ | $\Delta \mathbf{T}$ |
| :---: | :---: | :---: | :---: |
| 12 V | 11 W | $0.75^{\circ} \mathrm{C} / \mathrm{W}$ | $8.3^{\circ} \mathrm{C}$ |
| 3.3 V | 0.5 W | $0.6^{\circ} \mathrm{C} / \mathrm{W}$ | $0.3^{\circ} \mathrm{C}$ |

There is a $20 \mu$ s filter time when large current of $2 x$ circuit breaker's threshold can flow in the switches. This time is
short enough to cause minimal increase in the junction-to-ambient temperature of the MOSFETs, in the event of powering up into short circuit or short circuiting after power up. Therefore, in these events, it can be safely assumed that the MOSFETs would have minimal thermal stress on them.
If the LTC4242 operates in the diagnostic mode, user must ensure a safe joule heating limit of the external MOSFET. The internal switch will be disabled once the temperature reaches $150^{\circ} \mathrm{C}$, thereby preventing overheating.

## TYPICAL APPLICATION



## PACKAGE DESCRIPTION

G Package
36-Lead Plastic SSOP (5.3mm)
(Reference LTC DWG \# 05-08-1640)


## PACKAGE DESCRIPTION

UHF Package
38-Lead Plastic QFN ( $5 \mathrm{~mm} \times 7 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1701)


## TYPICAL APPLICATION

Hot Swap Application for Two Advanced Mezzanine Cards (AMC)


## RELATGD PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :--- | :--- | :--- |
| LTC4210 | Hot Swap Contoller | 6 -Lead SOT-23 Package |
| LTC4213 | No RSENSE ${ }^{\text {TM }}$ Electronic Circuit Breaker | Three Selectable Circuit Breaker Thresholds |
| LTC4214 | Negative Low Voltage Hot Swap Controller | Controls Supplies from 0V to -16V |
| LTC4215 | Hot Swap Controller with IC Compatible Monitoring | 2.9 V to 15V, 8-Bit ADC Monitors Current and Voltages |
| LTC4216 | Ultralow Voltage Hot Swap Controller | Load Voltages from 0V to 6V |
| LT®4220 | Dual Supply Hot Swap Controller | $\pm 2.7 \mathrm{~V}$ to $\pm 16 \mathrm{~V}$ Operation |
| LTC4221 | Dual Hot Swap Controller | Power Sequencer with Dual Speed, Dual Level Fault Protection |
| LTC4241 | PCl-Bus Hot Swap Controller | 3.3 V Auxiliary Supply |

No R RENSE is a trademark of Linear Technology Corporation.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Hot Swap Voltage Controllers category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
LTC4227CUFD-4\#PBF LTC4212IMS MAX16141ADF/V+ ADM1075-2ARUZ-RL7 LM5067MW-1/NOPB MAX5969BETB+T MIC22700YML-TR LT1640LIS8\#PBF LTC4217CDHC-12\#PBF LT4294HDD\#PBF LTC4253CGN\#PBF LTC4260IGN\#PBF LTC4211CMS8\#PBF LTC4230CGN\#PBF LTC4224IMS-1\#PBF LTC4216IMS\#PBF LTC4212IMS\#PBF LTC4260CGN\#PBF LTC4227CGN-2\#PBF LTC4244IGN\#PBF LTC4212CMS\#PBF LT4250HCN8\#PBF ADM1276-3ACPZ-RL LTC4226IUD-1\#PBF ADM1075-2ACPZ ADM1075-1ACPZ ADM1073ARUZ ADM1073ARUZ-REEL7 ADM1075-1ARUZ ADM1075-2ARUZ ADM1170-1AUJZ-RL7 ADM1171-2AUJZ-RL7 ADM1172-1AUJZ-RL7 ADM1172-2AUJZ-RL7 ADM1177-1ARMZ-R7 ADM1177-2ARMZ-R7 ADM1275-3ARQZ ADM1275-1ARQZ ADM1275-3ARQZ-R7 ADM1276-3ACPZ ADM4210-1AUJZ-RL7 ADM1275-2ARQZ ADM1070ARTZ-REEL7 LTC1645IS\#PBF LTC1645CS\#PBF LTC4251BIS6-1\#TRMPBF LTC1422IS8\#PBF LT1641CS8\#PBF LT1640HCS8\#PBF LT1640HIS8\#PBF

