## features

- 4 V to 6.5 V VC Operating Voltage
- 38V Maximum Input Supply Voltage
- Adaptive Shoot-Through Protection
- Rail-to-Rail Output Drivers
- 3.2A Peak Pull-Up Current
- 4.5A Peak Pull-Down Current
- 8ns TG Rise Time Driving 3000pF Load
- 7ns TG Fall Time Driving 3000pF Load
- Separate Supply to Match PWM Controller
- Drives Dual N-Channel MOSFETs
- Undervoltage Lockout
- Low Profile $(0.75 \mathrm{~mm}) 2 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN Package


## APPLICATIONS

- Distributed Power Architectures
- High Density Power Modules
$\boldsymbol{\mathcal { O }}$, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

High Speed Synchronous N-Channel MOSFET Driver

## DESCRIPTIOn

The LTC ${ }^{\circledR} 4449$ is a high frequency gate driver that is designed to drive two N -Channel MOSFETs in a synchronous DC/DC converter. The powerful rail-to-rail driver capability reduces switching losses in MOSFETs with high gate capacitance.
The LTC4449 features a separate supply for the input logic to match the signal swing of the controller IC. If the input signal is not being driven, the LTC4449 activates a shutdown mode that turns off both external MOSFETs. The input logic signal is internally level-shifted to the bootstrapped supply, which functions at up to 42 V above ground.

The LTC4449 contains undervoltage lockout circuits on both the driver and logic supplies that turn off the external MOSFETs when an undervoltage condition is present. An adaptive shoot-through protection feature is also built-in to prevent the power loss resulting from MOSFET crossconduction current.

The LTC4449 is available in the $2 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN package.

## TYPICAL APPLICATION



LTC4449 Driving 3000pF Capacitive Loads


## ABSOLUTE MAXIMUM RATIOGS

(Note 1)
Supply Voltage
V LOGIC. -0.3 V to 7 V
$V_{C C}$
BOOST - TS -0.3 V to 7 V
BOOST TS......................................... -0.3 V to 7 V
BOOST Voltage -0.3V to 42V
TS -5 V to 38 V
IN Voltage -0.3 V to 7 V
Driver Output TG (with Respect to TS)......... -0.3 V to 7 V
Driver Output BG $\qquad$ -0.3 V to 7 V
Operating Junction Temperature Range (Notes 2, 3) $\qquad$ $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Storage Temperature Range................... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

## PIn CONFIGURATIOn



DCB PACKAGE
8-LEAD ( $2 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) PLASTIC DFN
$\theta_{\mathrm{JA}}=64^{\circ} \mathrm{C} / \mathrm{W}, \theta_{\mathrm{JC}}=10.6^{\circ} \mathrm{C} / \mathrm{W}$
EXPOSED PAD (PIN 9) IS GND, MUST BE SOLDERED TO PCB

## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC4449EDCB\#PBF | LTC4449EDCB\#TRPBF | LFKC | 8 -Lead $(2 \mathrm{~mm} \times 3 \mathrm{~mm})$ Plastic DFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC4449IDCB\#PBF | LTC4449IDCB\#TRPBF | LFKC | 8 -Lead $(2 \mathrm{~mm} \times 3 \mathrm{~mm})$ Plastic DFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges. *Temperature grades are identified by a label on the shipping container. Consult LTC Marketing for information on lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

## ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating junction

 temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {LOGIC }}=\mathrm{V}_{\text {BOOST }}=5 \mathrm{~V}, \mathrm{~V}_{T S}=\mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted. (Note 2)| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Supply (VLogic) |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {LOGIC }}$ | Operating Range |  |  | 3 |  | 6.5 | V |
| IvLogic | DC Supply Current | IN = Floating |  |  | 730 | 900 | $\mu \mathrm{A}$ |
| UVLO | Undervoltage Lockout Threshold | VLOGIC Rising <br> VLogic Falling Hysteresis |  | $\begin{aligned} & \hline 2.5 \\ & 2.4 \end{aligned}$ | $\begin{aligned} & 2.75 \\ & 2.65 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{gathered} 3 \\ 2.9 \end{gathered}$ | V V mV |

## Gate Driver Supply ( $\mathrm{V}_{\mathrm{cc}}$ )

| $\mathrm{V}_{\mathrm{CC}}$ | Operating Range |  |  | 4 |  | 6.5 | v |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ivco | DC Supply Current | IN = Floating |  |  | 300 | 400 | $\mu \mathrm{A}$ |
| UVLO | Undervoltage Lockout Threshold | $V_{\text {CC }}$ Rising <br> $V_{c c}$ Falling Hysteresis |  | $\begin{aligned} & 2.75 \\ & 2.60 \end{aligned}$ | $\begin{aligned} & 3.20 \\ & 3.04 \\ & 160 \end{aligned}$ | $\begin{aligned} & 3.65 \\ & 3.50 \end{aligned}$ | V $V$ mV |
| $\mathrm{I}_{\text {Boost }}$ | DC Supply Current | IN = Floating |  |  | 300 | 400 | $\mu \mathrm{A}$ |

ELECTRICAL CHARACTERISTICS The denotes the specifications which apply over the full operating iunclion
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {LOGIC }}=\mathrm{V}_{\text {BOOST }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{TS}}=\mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted. (Note 2)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Signal (IN) |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}(\mathrm{TG})}$ | TG Turn-On Input Threshold | $V_{\text {LOGIC }} \geq 5 \mathrm{~V}$, IN Rising <br> $\mathrm{V}_{\text {LOGIC }}=3.3 \mathrm{~V}$, IN Rising | $\bullet$ | $\begin{gathered} 3 \\ 1.9 \end{gathered}$ | $\begin{aligned} & 3.5 \\ & 2.2 \end{aligned}$ | $\begin{gathered} 4 \\ 2.6 \end{gathered}$ | V |
| VIL(TG) | TG Turn-Off Input Threshold | $V_{\text {LOGIC }} \geq 5 \mathrm{~V}$, IN Falling <br> $V_{\text {LOGIC }}=3.3 \mathrm{~V}$, IN Falling | $\bullet$ | $\begin{gathered} 2.75 \\ 1.8 \end{gathered}$ | $\begin{aligned} & 3.25 \\ & 2.09 \end{aligned}$ | $\begin{gathered} \hline 3.75 \\ 2.5 \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{IH}(\mathrm{BG})}$ | BG Turn-On Input Threshold | $V_{\text {LOGIC }} \geq 5 \mathrm{~V}$, IN Falling <br> $V_{\text {LOGIC }}=3.3 \mathrm{~V}$, IN Falling | $\bullet$ | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $\begin{gathered} 1.25 \\ 1.1 \end{gathered}$ | $\begin{aligned} & 1.6 \\ & 1.4 \end{aligned}$ | V |
| $V_{\text {IL(BG }}$ | BG Turn-Off Input Theshold | $V_{\text {LOGIC }} \geq 5 \mathrm{~V}$, IN Rising <br> $V_{\text {LOGIC }}=3.3 \mathrm{~V}$, IN Rising | $\bullet$ | $\begin{gathered} 1.05 \\ 0.9 \end{gathered}$ | $\begin{gathered} 1.5 \\ 1.21 \end{gathered}$ | $\begin{gathered} 1.85 \\ 1.5 \end{gathered}$ | V |
| $1{ }_{\text {IN(SD) }}$ | Maximum Current Into or Out of IN in Shutdown Mode | $V_{\text {LOGIC }} \geq 5 \mathrm{~V}$, IN Floating <br> $V_{\text {LOGIC }}=3.3 \mathrm{~V}$, IN Floating |  | $\begin{aligned} & 150 \\ & 75 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |

High Side Gate Driver Output (TG)

| $\mathrm{V}_{\text {OH(TG) }}$ | TG High Output Voltage | $\mathrm{I}_{\text {TG }}=-100 \mathrm{~mA}, \mathrm{~V}_{\text {OH(TG) }}=\mathrm{V}_{\text {BOOST }}-\mathrm{V}_{\text {TG }}$ |  |  | 140 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OL(TG) }}$ | TG Low Output Voltage | $\mathrm{I}_{\mathrm{TG}}=100 \mathrm{~mA}, \mathrm{~V}_{0 L(\mathrm{TG})}=\mathrm{V}_{T \mathrm{TG}}-\mathrm{V}_{\text {TS }}$ |  |  | 80 | mV |
| IPU(TG) | TG Peak Pull-Up Current |  | $\bullet$ | 2 | 3.2 | A |
| $\underline{\mathrm{IPD}(\mathrm{TG})}$ | TG Peak Pull-Down Current |  | $\bullet$ | 1.5 | 2.4 | A |

Low Side Gate Driver Output (BG)

| $V_{0 H(B G)}$ | BG High Output Voltage | $I_{B G}=-100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{OH}(\mathrm{BG})}=\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{BG}}$ |  | 100 | mV |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{V}_{0 L(\mathrm{BG})}$ | BG Low Output Voltage | $I_{\mathrm{BG}}=100 \mathrm{~mA}$ |  | 100 | mV |
| $I_{P(B G)}$ | BG Peak Pull-Up Current |  | $\bullet$ | 2 | 3.2 |
| $I_{P D(B G)}$ | BG Peak Pull-Down Current |  | $\bullet$ | 3 | 4.5 |

## Switching Time

| tpli(TG) | BG Low to TG High Propagation Delay |  | 14 | ns |
| :---: | :---: | :---: | :---: | :---: |
| tphL(TG) | IN Low to TG Low Propagation Delay |  | 13 | ns |
| tpli(BG) | TG Low to BG High Propagation Delay |  | 13 | ns |
| $\mathrm{tPHL}(\mathrm{BG})^{\underline{1}}$ | IN High to BG Low Propagation Delay |  | 11 | ns |
| $\mathrm{tr}_{\text {r }}$ (TG) | TG Output Rise Time | 10\% to 90\%, $C_{L}=3 n F$ | 8 | ns |
| $\mathrm{t}_{\mathrm{f} \text { (TG) }}$ | TG Output Fall Time | 90\% to $10 \%, C_{L}=3 n F$ | 7 | ns |
| $\mathrm{tr}_{\text {( } \mathrm{BG})}$ | BG Output Rise Time | 10\% to 90\%, $\mathrm{C}_{\mathrm{L}}=3 \mathrm{nF}$ | 7 | ns |
| $\mathrm{t}_{\mathrm{f}(\mathrm{BG})}$ | BG Output Fall Time | 90\% to $10 \%, C_{L}=3 n F$ | 4 | ns |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LTC4449 is tested under pulsed load conditions such that $\mathrm{T}_{\mathrm{J}} \approx \mathrm{T}_{\mathrm{A}}$. The LTC4449E is guaranteed to meet specifications from $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ junction temperature. Specifications over the $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC4449I is guaranteed over the $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range. Note that the maximum ambient temperature
consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance, and other environmental factors. The junction temperature $T_{J}$ is calculated from the ambient temperature $\mathrm{T}_{\mathrm{A}}$ and power dissipation $\mathrm{P}_{\mathrm{D}}$ according to the following formula:

$$
T_{J}=T_{A}+\left(P_{D} \bullet 64^{\circ} \mathrm{C} / \mathrm{W}\right)
$$

Note 3: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed $125^{\circ} \mathrm{C}$ when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

## TYPICAL PERFORMANCE CHARACTERISTICS



TYPICAL PGRFORMAOCE CHARACTERISTICS


4449 G12



Propagation Delay
vs V LOGIC Supply Voltage


4449 G16

Rise and Fall Time vs VCC (Boost) Supply Voltage


Propagation Delay
vs VCC (Boost) Supply Voltage


## Propagation Delay

 vs Temperature

4449 G18

## PIn fUnCTIONS

TG (Pin 1): High Side Gate Driver Output (Top Gate). This pin swings between TS and BOOST.
TS (Pin 2): High Side MOSFET Source Connection (Top Source).
BG (Pin 3): Low Side Gate Driver Output (Bottom Gate). This pin swings between $V_{C C}$ and GND.
GND (Pin 4, Exposed Pad Pin 9): Chip Ground. The exposed pad must be soldered to PCB ground for optimal electrical and thermal performance.
IN (Pin 5): Input Signal. Input referenced to an internal supply baised off of $V_{\text {LOGIC }}$ (Pin 6) and GND. If this pin is floating, an internal resistive divider triggers a shutdown mode in which both BG (Pin 3) and TG (Pin 1) are pulled low. Trace capacitance on this pin should be minimized to keep the shutdown time low.

VLOGIC (Pin 6): Logic Supply. This pin powers the input buffer and logic. Connect this pin to the power supply of the controller that is driving IN (Pin 5) to match input thresholds or to VCC (Pin 7) to simplify PCB routing.
$V_{\text {CC }}$ (Pin 7): Output Driver Supply. This pin powers the low side gate driver output directly and the high side gate driver outputthrough an external Schottky diode connected between this pin and BOOST. A low ESR ceramic bypass capacitor should be tied between this pin and GND.

BOOST (Pin 8): High Side Bootstrapped Supply. An external capacitor should be tied between this pin and TS (Pin 2). Normally an external Schottky diode is connected between $V_{C C}(\operatorname{Pin} 7)$ and this pin. Voltage swing at this pin is from $V_{C C}-V_{D}$ to $V_{I N}+V_{C C}-V_{D}$, where $V_{D}$ is the forward voltage drop of the Schottky diode.

## BLOCK DIAGRAM



## TIMInG DIAGRAM



## OPERATION

## Overview

The LTC4449 receives a ground-referenced, low voltage digital input signal to drive two N-channel power MOSFETs in a synchronous power supply configuration. The gate of the low side MOSFET is driven either to $V_{C C}$ or GND, depending on the state of the input. Similarly, the gate of the high side MOSFET is driven to either BOOST or TS by a supply bootstrapped off of the switch node (TS).

## Input Stage

The LTC4449 employs a unique three-state input stage with transition thresholds that are proportional to the V LOGIC supply. The $V_{\text {LOGIC }}$ supply can be tied to the controller IC's power supply so that the input thresholds will match those of the controller's output signal. Alternatively, V LOGIC can be tied to $V_{C C}$ to simplify routing. An internal voltage regulator in the LTC4449 limits the input threshold values for $V_{\text {LOGIC }}$ supply voltages greater than 5 V .

The relationship between the transition thresholds and the three input states of the LTC4449 is illustrated in Figure 1. When the voltage on IN is greater than the threshold $\mathrm{V}_{\mathbb{H}(\mathrm{TG})}$, TG is pulled up to BOOST, turning the high side MOSFET on. This MOSFET will stay on until IN falls below $\mathrm{V}_{\text {IL(TG) }}$. Similarly, when IN is less than $\mathrm{V}_{\mathrm{IH}(\mathrm{BG})}$, $B G$ is pulled up to $V_{C C}$, turning the low side (synchronous) MOSFET on. BG will stay high until IN increases above the threshold $\left.\mathrm{VIL}_{\mathrm{IL}} \mathrm{BG}\right)$.


Figure 1. Three-State Input Operation
The thresholds are positioned to allow for a region in which both BG and TG are low. An internal resistive divider will pull IN into this region if the signal driving the IN pin goes into a high impedance state.

One application of this three-state input is to keep both of the power MOSFETs off while an undervoltage condition exists on the controller IC power supply. This can be accomplished by driving the IN pin with a logic buffer that has an enable pin. With the enable pin of the buffer tied to the power good pin of the controller IC, the logic buffer output will remain in a high impedance state until the controller confirms that its supply is not in an undervoltage state. The three-state input of the LTC4449 will therefore pull IN into the region where TG and BG are low until the controller has enough voltage to operate predictably.

## OPERATION

The hysteresis between the corresponding $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ voltage levels eliminates false triggering due to noise during switch transitions; however, care should be taken to keep noise from coupling into the IN pin, particularly in high frequency, high voltage applications.

## Undervoltage Lockout

The LTC4449 contains undervoltage lockout detectors that monitor both the $\mathrm{V}_{\text {CC }}$ and $\mathrm{V}_{\text {LOGIC }}$ supplies. When $\mathrm{V}_{\text {CC }}$ falls below 3.04 V or $\mathrm{V}_{\text {LOGIC }}$ falls below 2.65 V , the output pins BG and TG are pulled to GND and TS, respectively. This turns off both of the external MOSFETs. When $V_{\text {CC }}$ and $V_{\text {LOGIC }}$ have adequate supply voltage for the LTC4449 to operate reliably, normal operation will resume.

## Adaptive Shoot-Through Protection

Internal adaptive shoot-through protection circuitry monitors the voltages on the external MOSFETs to ensure that they do not conduct simultaneously. The LTC4449 does not allow the bottom MOSFET to turn on until the gate-source voltage on the top MOSFET is sufficiently low, and vice-versa. This feature improves efficiency by eliminating cross-conduction current from flowing from the $\mathrm{V}_{\text {IN }}$ supply through the MOSFETs to ground during a switch transition.

## Output Stage

A simplified version of the LTC4449's output stage is shown in Figure 2. The pull-up device on both the BG and TG outputs is an NPN bipolar junction transistor (Q1 and Q2) in parallel with a low resistance P-channel MOSFET (P1 and P2). This powerful combination rapidly pulls the BG and TG outputs to their positive rails ( $\mathrm{V}_{\mathrm{CC}}$ and BOOST, respectively). Both BG and TG have N-channel MOSFET pull-down devices (N1 and N2) which pull BG and TG down to their negative rails, GND and TS. An additional NPN bipolar junction transistor (Q3) is present on BG to increase its pull-down drive current capacity. The rail-to-rail voltage swing of the BG and TG output pins is important in driving external power MOSFETs, whose $R_{D S(O N)}$ is inversely proportional to its gate overdrive voltage ( $\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{TH}}$ ).


Figure 2. Capacitance Seen by BG and TG During Switching

## Rise/Fall Time

Since the power MOSFETs generally account for the majority of power loss in a converter, it is important to quickly turn them on and off, thereby minimizing the transition time and power loss. The LTC4449's peak pullup current of 3.2A for both BG and TG produces a rapid turn-on transition for the MOSFETs. This high current is capable of driving a $3 n F$ load with an 8 ns rise time.
It is also important to turn the power MOSFETs off quickly to minimize power loss due to transition time; however, an additional benefit of a strong pull-down on the driver outputs is the prevention of cross-conduction current. For example, when BG turns the low side power MOSFET offand TG turns the high side power MOSFET on, the voltage on the TS pin will rise to $V_{I N}$ very rapidly. This high frequency positive voltage transient will couple through the $\mathrm{C}_{\mathrm{GD}}$ capacitance of the low side power MOSFET to the BG pin. If the BG pin is not held down sufficiently, the voltage on the BG pin will rise above the threshold voltage of the low side power MOSFET, momentarily turning it back on. As a result, both the high side and Iow side MOSFETs will be conducting, which will cause significant cross-conduction current to flow through the MOSFETs from $\mathrm{V}_{\text {IN }}$ to ground, thereby introducing substantial power loss. A similar effect occurs on TG due to the $\mathrm{C}_{\mathrm{GS}}$ and $\mathrm{C}_{\mathrm{GD}}$ capacitances of the high side MOSFET.

## OPERATION

The LTC4449's powerful parallel combination of the N-channel MOSFET (N2) and NPN (Q3) on the BG pull-down generates a phenomenal 4ns fall time on BG while driving a $3 n F$ load. Similarly, the $0.8 \Omega$ pull-down

MOSFET (N1) on TG results in a rapid 7ns fall time with a $3 n F$ load. These powerful pull-down devices minimize the power Ioss associated with MOSFET turn-off time and cross-conduction current.

## APPLICATIONS INFORMATION

## Power Dissipation

To ensure proper operation and long-term reliability, the LTC4449 must not operate beyond its maximum temperature rating. Package junction temperature can be calculated by:

$$
T_{J}=T_{A}+\left(P_{D}\right)\left(\theta_{J A}\right)
$$

where:
$T_{j}=$ junction temperature
$\mathrm{T}_{\mathrm{A}}=$ ambient temperature
$P_{D}=$ power dissipation
$\theta_{\mathrm{JA}}=$ junction-to-ambient thermal resistance
Power dissipation consists of standby, switching and capacitive load power losses:

$$
P_{D}=P_{D C}+P_{A C}+P_{Q G}
$$

where:
$P_{D C}=$ quiescent power loss
$P_{A C}=$ internal switching loss at input frequency $f_{I N}$
$P_{Q G}=$ loss due turning on and off the external
MOSFET with gate charge $Q_{G}$ at frequency $f_{I N}$

The LTC4449 consumes very little quiescent current. The DC power loss at $\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ is only $(730 \mu \mathrm{~A}$ $+600 \mu \mathrm{~A})(5 \mathrm{~V})=6.65 \mathrm{~mW}$.
At a particular switching frequency, the internal power loss increases due to both AC currents required to charge and discharge internal nodal capacitances and cross-conduction currents in the internal logic gates. The sum of the quiescent current and internal switching current with no

Ioad are shown in the Typical Performance Characteristics plot of Switching Supply Current vs Input Frequency.

The gate charge losses are primarily due to the large AC currents required to charge and discharge the capacitance of the external MOSFETs during switching. For identical pure capacitive loads CLOAD on TG and BG at switching frequency fin, the load losses would be:

$$
P_{\text {CLOAD }}=\left(C_{\text {LOAD }}\right)\left(\mathrm{f}_{\mathrm{IN}}\right)\left[\left(\mathrm{V}_{\text {BOOST }}-\mathrm{TS}\right)^{2}+\left(\mathrm{V}_{\text {CC }}\right)^{2}\right]
$$

In a typical synchronous buck configuration, $V_{B O O S T}$ - TS is equal to $V_{C C}-V_{D}$, where $V_{D}$ is the forward voltage drop of the external Schottky diode between $\mathrm{V}_{C C}$ and BOOST. If this drop is small relative to $\mathrm{V}_{\mathrm{CC}}$, the load losses can be approximated as:

$$
\mathrm{P}_{\mathrm{CLOAD}} \approx 2\left(\mathrm{C}_{\mathrm{LOAD}}\right)\left(\mathrm{f}_{\mathrm{IN}}\right)\left(\mathrm{V}_{\mathrm{CC}}\right)^{2}
$$

Unlike a pure capacitive Ioad, a power MOSFET's gate capacitance seen by the driver output varies with its $V_{G S}$ voltage level during switching. A MOSFET's capacitive load power dissipation can be calculated using its gate charge, $Q_{G}$. The $Q_{G}$ value corresponding to the MOSFET's $V_{G S}$ value ( $V_{C C}$ in this case) can be readily obtained from the manufacturer's $Q_{G}$ vs $V_{G S}$ curves. For identical MOSFETs on $T G$ and $B G$ :

$$
P_{Q G} \approx 2\left(V_{C C}\right)\left(Q_{G}\right)\left(f_{I N}\right)
$$

To avoid damaging junction temperatures due to power dissipation, the LTC4449 includes a temperature monitor that will pull BG and TG low if the junction temperature exceeds $160^{\circ} \mathrm{C}$. Normal operation will resume when the junction temperature cools to less than $135^{\circ} \mathrm{C}$.

## APPLICATIONS INFORMATION

## Bypassing and Grounding

The LTC4449 requires proper bypassing on the $\mathrm{V}_{\text {LOGIC }}, V_{\text {CC }}$ and $\mathrm{V}_{\text {BOOST }}$ - TS supplies due to its high speed switching (nanoseconds) and large AC currents (amperes). Careless component placement and PCB trace routing may cause excessive ringing and under/overshoot.

To obtain the optimum performance from the LTC4449:

- Mount the bypass capacitors as close as possible between the $\mathrm{V}_{\text {LOGIC }}$ and GND pins, the $\mathrm{V}_{\text {CC }}$ and GND pins, and the BOOST and TS pins. The leads should be shortened as much as possible to reduce lead inductance.
- Use a low inductance, low impedance ground plane to reduce any ground drop and stray capacitance. Remember that the LTC4449 switches greater than

5A peak currents and any significant ground drop will degrade signal integrity.

- Plan the power/ground routing carefully. Know where the large load switching current is coming from and going to. Maintain separate ground return paths for the input pin and the output power stage.
- Keep the copper trace between the driver output pin and the load short and wide.
- Be sure to solder the Exposed Pad on the back side of the LTC4449 packages to the board. Correctly soldered to a double-sided copper board, the LTC4449 has a thermal resistance of approximately $64^{\circ} \mathrm{C} / \mathrm{W}$. Failure to make good thermal contact between the exposed back side and the copper board will result in thermal resistances far greater.


## TYPICAL APPLICATION



## PACKAGE DESCRIPTION

## DCB Package

8-Lead Plastic DFN ( $2 \mathrm{~mm} \times 3 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1718 Rev A)


## REVISION HISTORY

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: |
| A | $6 / 10$ | Updated Temperature Range in Order Information section | 2 |
|  |  | Updates to Electrical Characteristics section <br>  | Updates to Pin Functions <br> Added Typical Application and updated Related Parts |

## TYPICAL APPLICATION



## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC4442/LTC4442-1 | High Speed Synchronous N-Channel MOSFET Driver | Up to 38 V Supply Voltage, $6 \mathrm{~V} \leq \mathrm{V}_{\text {CC }} \leq 9.5 \mathrm{~V}$, 2.4A Peak PullUp/5A Peak Pull-Down |
| LTC4444/LTC4444-5 | High Voltage Synchronous N-Channel MOSFET Driver with Shoot-Through Protection | Up to 100V Supply Voltage, 4.5V/7.2V $\leq \mathrm{V}_{\mathrm{CC}} \leq 13.5 \mathrm{~V}$, 3A Peak Pull-Up/0.55 Peak Pull-Down |
| LTC4446 | High Voltage Synchronous N-Channel MOSFET Driver without Shoot-Through protection | Up to 100V Supply Voltage, $7.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 13.5 \mathrm{~V}$, 3 A Peak PullUp/0.55 $\Omega$ Peak Pull-Down |
| LTC4440/LTC4440-5 | High Speed, High Voltage High Side Gate Driver | Up to 80 V Supply Voltage, $8 \mathrm{~V} \leq \mathrm{V}_{\text {CC }} \leq 15 \mathrm{~V}, 2.4 \mathrm{~A}$ Peak PullUp/1.5 3 Peak Pull-Down |
| LTC4441/LTC4441-1 | N-Channel MOSFET Gate Driver | Up to 25 V Supply Voltage, $5 \mathrm{~V} \leq \mathrm{V}_{\text {CC }} \leq 25 \mathrm{~V}$, 6A Peak Output Current |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Gate Drivers category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
 01-1003W-10/32-15 0131700000 00-2240 LTP70N06 LVP640 5J0-1000LG-SIL LY1D-2-5S-AC120 LY2-US-AC240 LY3-UA-DC24 00576P0020 00600P0010 LZN4-UA-DC12 LZNQ2M-US-DC5 LZNQ2-US-DC12 LZP40N10 00-8196-RDPP 00-8274-RDPP 00-8275RDNP 00-8722-RDPP 00-8728-WHPP 00-8869-RDPP 00-9051-RDPP 00-9091-LRPP 00-9291-RDPP 0207100000 020740000060100564 $\underline{01312} \underline{0134220000} \underline{60713816} \underline{\mathrm{M} 15730061} \underline{61161-90} \underline{61278-0020} \underline{6131-204-23149 \mathrm{P}}$ 6131-205-17149P 6131-209-15149P 6131-218-17149P 6131-220-21149P 6131-260-2358P

