

# Dual/Quad 1.5MHz, Rail-to-Rail, CMOS Amplifiers

### **FEATURES**

- Low Offset Voltage: 750µV Maximum
- Low Offset Drift: 5µV/°C Maximum
- Low Input Bias Current:
   1pA (Typical at 25°C)
   40pA (≤85°C)
- Rail-to-Rail Inputs and Outputs
- 2.5V to 5.5V Operation Voltage
- Gain Bandwidth Product: 1.5MHz
- CMRR: 70dB MinimumPSRR: 94dB Minimum
- Supply Current: 110µA per Amplifier
- Shutdown Current: 1.1µA per Amplifier
- Available in 8-Lead MSOP and 10-Lead DFN Packages (LTC6084) and 16-Lead SSOP and DFN Packages (LTC6085)

### **APPLICATIONS**

- Portable Test Equipment
- Medical Equipment
- Consumer Electronics
- Data Acquisition

### DESCRIPTION

The LTC®6084/LTC6085 are dual/quad, low cost, low offset, rail-to-rail input/output, unity-gain stable CMOS operational amplifiers that feature 1pA of input bias current.


A 1.5MHz gain bandwidth, and 0.5V/ $\mu$ s slew rate, along with the wide supply range and a low 0.75mV offset, make the LTC6084/LTC6085 useful in an extensive variety of applications from data acquisition to medical equipment and consumer electronics. The 110 $\mu$ A supply current and the shutdown mode are ideal for signal processing applications which demand performance with minimal power.

The LTC6084/LTC6085 have an output stage which swings within 5mV of either supply rail to maximize signal dynamic range in low supply applications. The input common mode range includes the entire supply voltage. These op amps are specified on power supply voltages of 2.5V and 5V from -40°C to 125°C. The dual amplifier LTC6084 is available in 8-lead MSOP and 10-lead DFN packages. The quad amplifier LTC6085 is available in 16-lead SSOP and DFN packages.


∠7, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

### TYPICAL APPLICATION

#### Shock Sensor Amplifier



# Input Bias Current vs Common Mode Voltage






## **ABSOLUTE MAXIMUM RATINGS** (Note 1)

6V
V <sup>-</sup> to V <sup>+</sup>
±10mA
V <sup>-</sup> to V <sup>+</sup>
Indefinite
40°C to 85°C
-40°C to 125°C

Specified Temperature Range (Note 4)	
LTC6084C/LTC6085C	0°C to 70°C
LTC6084H/LTC6085H	40°C to 125°
Junction Temperature	150°C
Storage Temperature Range	–65°C to 125°C
Lead Temperature (Soldering, 10 sec)	
MS8, GN Only	300°C

### PIN CONFIGURATION



### ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE
LTC6084CMS8#PBF	LTC6084CMS8#TRPBF	LTDNG	8-Lead Plastic MSOP	0°C to 70°C
LTC6084HMS8#PBF	LTC6084HMS8#TRPBF	LTDNG	8-Lead Plastic MSOP	-40°C to 125°C
LTC6084CDD#PBF	LTC6084CDD#TRPBF	LDNH	10-Lead (3mm × 3mm) Plastic DFN	0°C to 70°C
LTC6084HDD#PBF	LTC6084HDD#TRPBF	LDNH	10-Lead (3mm × 3mm) Plastic DFN	-40°C to 125°C



### ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE
LTC6085CGN#PBF	LTC6085CGN#TRPBF	6085	16-Lead Plastic SSOP	0°C to 70°C
LTC6085HGN#PBF	LTC6085HGN#TRPBF	6085	16-Lead Plastic SSOP	-40°C to 125°C
LTC6085CDHC#PBF	LTC6085CDHC#TRPBF	6085	16-Lead (5mm × 3mm) Plastic DFN	0°C to 70°C
LTC6085HDHC#PBF	LTC6085HDHC#TRPBF	6085	16-Lead (5mm × 3mm) Plastic DFN	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ . Test conditions are  $V^+ = 2.5V$ ,  $V^- = 0V$ ,  $V_{CM} = 0.5V$  unless otherwise noted.

					C SUFFIX			H SUFFIX		
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
V <sub>0S</sub>	Offset Voltage (Note 5)	LTC6084MS8, LTC6085GN LTC6084DD, LTC6085DHC LTC6084MS8, LTC6085GN LTC6084DD, LTC6085DHC	•		300 300	750 1100 900 1350		300 300	750 1100 1100 1600	μV μV μV
$\Delta V_{OS}/\Delta T$	Input Offset Voltage Drift (Note 6)		•		2	5		2	5	μV/°C
I <sub>B</sub>	Input Bias Current (Notes 5, 7)	Guaranteed by 5V Test	•		1	40		1	750	pA pA
I <sub>OS</sub>	Input Offset Current (Notes 5, 7)	Guaranteed by 5V Test	•		0.5	30		0.5	150	pA pA
e <sub>n</sub>	Input Noise Voltage Density	f = 1kHz f = 10kHz			31 27			31 27		nV/√Hz nV/√Hz
	Input Noise Voltage	0.1Hz to 10Hz			3			3		μV <sub>P-P</sub>
i <sub>n</sub>	Input Noise Current Density (Note 8)				0.56			0.56		fA/√Hz
	Input Common Mode Range		•	V <sup>-</sup>		V <sup>+</sup>	V <sup>-</sup>		V <sup>+</sup>	V
C <sub>IN</sub>	Input Capacitance Differential Mode Common Mode	f = 100kHz			5 9			5 9		pF pF
CMRR	Common Mode Rejection Ratio	$0 \le V_{CM} \le 2.5V$	•	64 63	80		64 61	80		dB dB
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = 2.5V to 5.5V	•	94 91	115		94 89	115		dB dB
V <sub>OUT</sub>	Output Voltage, High, (Referred to V+)	No Load  SOURCE = 1mA  SOURCE = 5mA	•		0.5 39 220	5 85 460		0.5 39 220	10 100	mV mV mV
	Output Voltage, Low, (Referred to V <sup>-</sup> )	No Load   <sub>SINK</sub> = 1mA   <sub>SINK</sub> = 5mA	•		0.5 36 200	5 85 460		0.5 36 200	10 100	mV mV mV
A <sub>VOL</sub>	Large-Signal Voltage Gain	$R_{LOAD} = 10k, \ 0.4V \le V_{OUT} \le 2.1V$	•	400 200	2000		400 150	2000		V/mV V/mV



# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . Test conditions are $V^+ = 2.5V$ , $V^- = 0V$ , $V_{CM} = 0.5V$ unless otherwise noted.

					C SUFFIX			H SUFFIX		
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
I <sub>SC</sub>	Output Short-Circuit Current	Source and Sink	•	7.7 6	12.5		7.7 4.5	12.5		mA mA
SR	Slew Rate	A <sub>V</sub> = 1			0.5			0.5		V/µs
GBW	Gain Bandwidth Product (f <sub>TEST</sub> = 10kHz)	$R_{LOAD} = 50k, V_{CM} = 1.25V$	•	0.9 0.7	1.5		0.9 0.6	1.5		MHz
$\Phi_0$	Phase Margin	R <sub>L</sub> = 10k, C <sub>L</sub> = 150pF, A <sub>V</sub> = 1			45			45		Deg
t <sub>S</sub>	Settling Time 0.1%	V <sub>STEP</sub> = 1V, A <sub>V</sub> = 1			6			6		μѕ
Is	Supply Current (Per Amplifier)	No Load	•		110	130 140		110	130 145	μA μA
	Shutdown Current (Per Amplifier)	Shutdown, V <sub>SHDNx</sub> ≤ 0.5V	•		0.2	0.3		0.2	0.5	μА
V <sub>S</sub>	Supply Voltage Range	Guaranteed by the PSRR Test	•	2.5		5.5	2.5		5.5	V
	Channel Separation	f <sub>S</sub> = 10kHz			-120			-120		dB
	Shutdown Logic	SHDNx High SHDNx Low		1.8		0.5	1.8		0.5	V
t <sub>ON</sub>	Turn On Time	$V_{\overline{SHDNx}} = 0.5V \text{ to } 1.8V$			7			7		μѕ
t <sub>OFF</sub>	Turn Off Time	V <sub>SHDNx</sub> = 1.8V to 0.5V			1			1		μs
	Leakage of SHDN Pin	$V_{\overline{SHDNx}} = 0V$	•		0.2	0.3		0.2	0.5	μA

The ullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25$ °C. Test conditions are  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = 0.5V$  unless otherwise noted.

					C SUFFIX			H SUFFIX		
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
V <sub>0S</sub>	Offset Voltage (Note 5)	LTC6084MS8, LTC6085GN LTC6084DD, LTC6085DHC LTC6084MS8, LTC6085GN LTC6084DD, LTC6085DHC	•		300 300	750 1100 900 1350		300 300	750 1100 1100 1600	μV μV μV
$\Delta V_{OS}/\Delta T$	Input Offset Voltage Drift (Note 6)		•		2	5		2	5	μV/°C
I <sub>B</sub>	Input Bias Current (Notes 5, 7)		•		1	40		1	750	pA pA
I <sub>OS</sub>	Input Offset Current (Notes 5, 7)		•		0.5	30		0.5	150	pA pA
e <sub>n</sub>	Input Noise Voltage Density	f = 1kHz f = 10kHz			31 27			31 27		nV/√Hz nV/√Hz
	Input Noise Voltage	0.1Hz to 10Hz			3			3		μV <sub>P-P</sub>
i <sub>n</sub>	Input Noise Current Density (Note 8)				0.56			0.56		fA/√Hz
	Input Common Mode Range		•	V <sup>-</sup>		V <sup>+</sup>	V <sup>-</sup>		V <sup>+</sup>	V
C <sub>IN</sub>	Input Capacitance Differential Mode Common Mode	f = 100kHz			5 9			5 9		pF pF

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ . Test conditions are  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = 0.5V$  unless otherwise noted.

					C SUFFIX			H SUFFIX		
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
CMRR	Common Mode Rejection Ratio	$0 \le V_{CM} \le 5V$	•	70 68	84		70 66	84		dB dB
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = 2.5V to 5.5V	•	94 91	115		94 89	115		dB dB
V <sub>OUT</sub>	Output Voltage, High, (Referred to V <sup>+</sup> )	No Load  SOURCE = 1mA  SOURCE = 5mA	•		0.5 39 220	5 85 460		0.5 39 220	10 100	mV mV mV
	Output Voltage, Low, (Referred to V <sup>-</sup> )	No Load  SINK = 1mA  SINK = 5mA	•		0.5 36 200	5 85 460		0.5 36 200	10 100	mV mV mV
A <sub>VOL</sub>	Large-Signal Voltage Gain	$R_{LOAD} = 10k, \ 0.5V \le V_{OUT} \le 4.5V$	•	1000 400	5000		1000 300	5000		V/mV V/mV
I <sub>SC</sub>	Output Short-Circuit Current	Source and Sink	•	7.7 6	12.5		7.7 4.5	12.5		mA mA
SR	Slew Rate	A <sub>V</sub> = 1			0.5			0.5		V/µs
GBW	Gain Bandwidth Product (f <sub>TEST</sub> = 10kHz)	$R_{LOAD} = 50k$ , $V_{CM} = 2.5V$	•	0.9 0.7	1.5		0.9 0.6	1.5		MHz
$\Phi_0$	Phase Margin	R <sub>L</sub> = 10k, C <sub>L</sub> = 150pF, A <sub>V</sub> = 1			45			45		Deg
ts	Settling Time 0.1%	V <sub>STEP</sub> = 1V, A <sub>V</sub> = 1			5			5		μs
I <sub>S</sub>	Supply Current (Per Amplifier)	No Load	•		110	130 140		110	130 145	μA μA
	Shutdown Current (Per Amplifier)	Shutdown, V <sub>SHDNx</sub> ≤ 1.2V	•		1.1	1.8		1.1	2	μА
V <sub>S</sub>	Supply Voltage Range	Guaranteed by the PSRR Test	•	2.5		5.5	2.5		5.5	V
	Channel Separation	f <sub>S</sub> = 10kHz			-120			-120		dB
	Shutdown Logic	SHDNx High SHDNx Low		3.5		1.2	3.5		1.2	V
t <sub>ON</sub>	Turn On Time	V <sub>SHDNx</sub> = 1.2V to 3.5V			7			7		μs
t <sub>OFF</sub>	Turn Off Time	V <sub>SHDNx</sub> = 3.5V to 1.2V			1			1		μѕ
	Leakage of SHDN Pin	V <sub>SHDNx</sub> = 0V	•		0.5	0.9		0.5	1.2	μА

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** A heat sink may be required to keep the junction temperature below the absolute maximum. This depends on the power supply voltage and the total output current.

**Note 3:** The LTC6084C/LTC6085C are guaranteed functional over the operating temperature range of –40°C to 85°C. The LTC6084H/LTC6085H are guaranteed functional over the operating temperature range of –40°C to 125°C.

**Note 4:** The LTC6084C/LTC6085C are guaranteed to meet specified performance from 0°C to 70°C. The LTC6084C/LTC6085C are designed, characterized and expected to meet specified performance from -40°C to 85°C but are not tested or QA sampled at these temperatures. The LTC6084H/LTC6085H are guaranteed to meet specified performance from -40°C to 125°C.


**Note 5:** ESD (Electrostatic Discharge) sensitive device. ESD protection devices are used extensively internal to the LTC6084/LTC6085; however, high electrostatic discharge can damage or degrade the device. Use proper ESD handling precautions.


Note 6: This parameter is not 100% tested.


**Note 7:** This specification is limited by high speed automated test capability. See Typical Performance Characteristic curves for actual performance.

**Note 8:** Current noise is calculated from  $i_n = \sqrt{2qI_B}$ , where  $q = 1.6 \cdot 10^{-19}$  coulombs.






















Input Noise Voltage vs Frequency




0.1Hz to 10Hz Output Voltage Noise










Output Saturation Voltage vs Load Current (Output High)

















































**Small Signal Response** 



**Small Signal Response** 









 $A_V = 1$   $R_L = \infty$ 




**Large Signal Response** 



Large Signal Response



**Large Signal Response** 



### PIN FUNCTIONS

**OUT:** Amplifier Output.

-IN: Inverting Input.

**+IN:** Noninverting Input.

V+: Positive Supply.

V-: Negative Supply.

**SHDNA:** Shutdown Pin of Amplifier A, active low and only available with the LTC6084DD. An internal current source pulls the pin to V<sup>+</sup> when floating.

**SHDNB:** Shutdown Pin of Amplifier B, active low and only available with the LTC6084DD. An internal current source pulls the pin to V<sup>+</sup> when floating.

**NC:** Not Internally Connected.

**Exposed Pad:** Connected to V<sup>-</sup>.

### APPLICATIONS INFORMATION




Figure 1. Sample Layout. Unity-Gain Configuration. Using Guard Ring to Shield High Impedance Input from Board Leakage

#### Rail-to-Rail Input

The input stage of LTC6084/LTC6085 combines both PMOS and NMOS differential pairs, extending its input common mode voltage to both positive and negative supply voltages. At high input common mode range, NMOS pair is on. At low common mode range, the PMOS pair is on. The transition happens when the common voltage is between 1.3 and 0.9V below the positive supply.

#### **Achieving Low Input Bias Current**

The DD and DHC packages are leadless and make contact to the PCB beneath the package. Solder flux used during the attachment of the part to the PCB can create leakage current paths and can degrade the input bias current performance of the part. All inputs are susceptible because the backside paddle is connected to V<sup>-</sup> internally. As the input voltage or V<sup>-</sup> changes, a leakage path can be formed and alter the observed input bias current. For lowest bias current use the LTC6084/LTC6085 in the leaded MSOP/GN package. With fine PCB design rules, you can also provide a guard ring around the inputs.

For example, in high source impedance applications such as pH probes, photo diodes, strain gauges, etc., the low input bias current of these parts requires a clean board layout to minimize additional leakage current into a high impedance signal node. A mere  $100G\Omega$  of PC board resistance between a 5V supply trace and input trace near ground potential adds 50pA of leakage current. This leakage is far greater




Figure 2. Sample Layout. Inverting Gain Configuration. Using Guard Ring to Shield High Impedance Input from Board Leakage

than the bias current of the operational amplifier. A guard ring around the high impedance input traces driven by a low impedance source equal to the input voltage prevents such leakage problems. The guard ring should extend as far as necessary to shield the high impedance signal from any and all leakage paths. Figure 1 shows the use of a guard ring in a unity-gain configuration. In this case the guard ring is connected to the output and is shielding the high impedance noninverting input from V<sup>-</sup>. Figure 2 shows the inverting gain configuration.

#### Rail-to-Rail Output

The output stage of the LTC6084/LTC6085 swings within 5mV of the supply rails when driving high impedance loads, in other words when no DC load current is present. See the Typical Performance Characteristics for curves of output swing versus load current. The class AB design of the output stage enables the op amp to supply load currents which are much greater than the quiescent supply current. For example, the room temperature short-circuit current is typically 12.5mA.

#### **Capacitive Load**

LTC6084/LTC6085 can drive a capacitive load up to 300pF in unity gain. The capacitive load driving capability increases as the amplifier is used in higher gain configurations. A small series resistance between the output and the load further increases the amount of capacitance the amplifier can drive.

**VIINEAD** 

### APPLICATIONS INFORMATION

#### SHDN Pins

Pins 5 and 6 are used for power shutdown of the LTC6084 in the DD package. If they are floating, internal current sources pull pins 5 and 6 to V<sup>+</sup> and the amplifiers operate normally. In shutdown the amplifier output is high impedance, and each amplifier draws less than  $1\mu A$  current. This feature allows the part to be used in muxed output applications as shown in Figure 3.




Figure 3. Inverting Amplifier with Muxed Output

#### **ESD**

The LTC6084/LTC6085 has reverse-biased ESD protection diodes on all inputs and outputs as shown in the Simplified Schematic. If these pins are forced beyond either supply, unlimited current will flow through these diodes. If the current is transient and limited to 100mA or less, no damage to the device will occur.

The amplifier input bias current is the leakage current of these ESD diodes. This leakage is a function of the temperature and common mode voltage of the amplifier, as shown in the Typical Performance Characteristics.


#### **Noise**

In the frequency region above 1kHz, the LTC6084/LTC6085 shows good noise voltage performance. In this region, noise can be dominated by the total source resistance of the particular application. Specifically, these amplifiers exhibit the noise of a 58k resistor, meaning it is desirable to keep the source and feedback resistance at or below this value, i.e.,  $R_S + R_G ||R_{FB} \! \leq \! 58k$ . Above this total source impedance, the noise voltage is dominated by the resistors.

At low frequency, noise current can be estimated from the expression  $i_n = \sqrt{2qI_B}$ , where  $q = 1.6 \cdot 10^{-19}$  coulombs. Equating  $\sqrt{4kTR}\Delta f$  and  $R\sqrt{2qI_B}\Delta f$  shows that for a source resistor below  $50G\Omega$  the amplifier noise is dominated by the source resistance. Noise current rises with frequency. See the curve Input Noise Current vs Frequency in the Typical Performance Characteristics section.


### SIMPLIFIED SCHEMATIC

#### **Simplified Schematic of the Amplifier**



### TYPICAL APPLICATIONS

#### **Gain Selectable Amplifier**




LINEAD


### PACKAGE DESCRIPTION

# $\begin{array}{c} \text{DD Package} \\ \text{10-Lead Plastic DFN (3mm} \times \text{3mm)} \end{array}$

(Reference LTC DWG # 05-08-1699)



#### **RECOMMENDED** SOLDER PAD PITCH AND DIMENSIONS



#### NOTE:


- 1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-2). CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE




### PACKAGE DESCRIPTION

# $\begin{array}{c} \textbf{DHC Package} \\ \textbf{16-Lead Plastic DFN (5mm} \times \textbf{3mm)} \end{array}$

(Reference LTC DWG # 05-08-1706)



#### **RECOMMENDED** SOLDER PAD PITCH AND DIMENSIONS



#### NOTE:


- 1. DRAWING PROPOSED TO BE MADE VARIATION OF VERSION (WJED-1) IN JEDEC PACKAGE OUTLINE MO-229
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE



### PACKAGE DESCRIPTION

#### **MS8 Package** 8-Lead Plastic MSOP

(Reference LTC DWG # 05-08-1660)



3. DRAWING NOT TO SCALE


\*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

\*DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD
FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

- DIMENSIONS IN MILLIME LEV/INCH)
   DRAWING NOT TO SCALE
   DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
   MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006') PER SIDE
   L
- 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004\*) MAX

#### **GN Package** 16-Lead Plastic SSOP (Narrow .150 Inch)


(Reference LTC DWG # 05-08-1641)





### TYPICAL APPLICATION

#### **Bipolar Analog Isolation Amplifier**



### **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTC6078/LTC6079	Dual/Quad Micropower Precision Rail-to-Rail Op Amps	25μV V <sub>OS(MAX)</sub> , 0.7μV/°C V <sub>OS</sub> Drift(MAX), 1pA I <sub>BIAS(MAX)</sub>
LTC6081/LTC6082	Dual/Quad Precision Rail-to-Rail Input/Output Amps	70μV V <sub>OS(MAX)</sub> , 0.8μV/°C V <sub>OS</sub> Drift(MAX), 1pA I <sub>BIAS(MAX)</sub>
LTC6087/LTC6088	Dual/Quad 14MHz Rail-to-Rail Input/Output Amps	750μV V <sub>OS(MAX)</sub> , 5μV/°C V <sub>OS</sub> Drift(MAX), 1pA I <sub>BIAS</sub>
LTC6240/LTC6241/ LTC6242	Single/Dual/Quad Low Noise Rail-to-Rail Output Op Amps	7nV/√Hz Noise, 0.2pA I <sub>BIAS</sub> , 18MHz Gain Bandwidth
LTC6244	Dual Low Noise Rail-to-Rail Output Op Amps	8nV/√Hz Noise, 1pA I <sub>BIAS</sub> , 50MHz Gain Bandwidth

### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Precision Amplifiers category:

Click to view products by Analog Devices manufacturer:

Other Similar products are found below:

 OPA4187IRUMT
 OPA202IDGKT
 514327X
 561681F
 647876R
 5962-9080901MCA\*
 MAX4410CPA
 MAX44241AUK+T
 LT6230IS6#TR

 OP227GN#PBF
 LT6020IDD-1#PBF
 LT6023IDD#PBF
 LT6013AIDD#PBF
 LT6237IMS8#PBF
 LT1124CS8#TR
 LT1215CS8#TRPBF

 ADA4622-1ARZ-R7
 NCS21871SQ3T2G
 NCS21871SN2T1G
 NCV21871SQ3T2G
 NCV21871SN2T1G
 AD8538WAUJZ-R7

 NCS21912DMR2G
 MCP6V82-EMS
 MCP6V92-EMS
 TLC27L7CP
 TLE2022MD
 TLV2473CDR
 MCP6V34-E/ST
 MCP6V84-EST

 MCP6V94-EST
 LT1014DDWR
 5962-89641012A
 5962-8859301M2A
 5962-89801012A
 5962-9452101M2A
 LMC6064IN
 LT1013DDR

 TL034ACDR
 TLC2201AMDG4
 TLC274MDRG4
 TLE2021QDRG4Q1
 TLE2024BMDWG4
 AD8691WAUJZ-R7
 AD8629TRZ-EP-R7

 AD8604ARQZ
 TS507IYLT
 MAX4238AUT+T
 MAX4168EPD