

### **Data Sheet**

#### FEATURES

Very low voltage noise: 1 nV/ $\sqrt{Hz}$  maximum at 100 Hz Excellent current gain match: 0.5% typical Low offset voltage (Vos): 200  $\mu$ V maximum Outstanding offset voltage drift: 0.03  $\mu$ V/°C typical High gain bandwidth product: 200 MHz

# Audio, Dual-Matched NPN Transistor

# **MAT12**

# PIN CONFIGURATION $rac{c_1}{b_1}$ $rac{c_2}{b_1}$ $rac{c_2}{$

#### **GENERAL DESCRIPTION**

The MAT12 is a dual, NPN-matched transistor pair that is specifically designed to meet the requirements of ultralow noise audio systems.

With its extremely low input base spreading resistance (rbb' is typically 28  $\Omega$ ) and high current gain (h<sub>FE</sub> typically exceeds 600 at I<sub>C</sub> = 1 mA), the MAT12 can achieve outstanding signal-to-noise ratios. The high current gain results in superior performance compared to systems incorporating commercially available monolithic amplifiers.

Excellent matching of the current gain ( $\Delta h_{FE}$ ) to about 0.5% and low  $V_{OS}$  of less than 10  $\mu V$  typical make the MAT12 ideal for symmetrically balanced designs, which reduce high-order amplifier harmonic distortion.

Stability of the matching parameters is guaranteed by protection diodes across the base emitter junction. These diodes prevent

degradation of beta and matching characteristics due to reverse biasing of the base emitter junction.

The MAT12 is also an ideal choice for accurate and reliable current biasing and mirroring circuits. Furthermore, because the accuracy of a current mirror degrades exponentially with mismatches of  $V_{BE}$  between transistor pairs, the low  $V_{OS}$  of the MAT12 does not need offset trimming in most circuit applications.

The MAT12 is a good replacement for the MAT02, and its performance and characteristics are guaranteed over the extended temperature range of -40°C to +85°C.

#### Rev. A

#### **Document Feedback**

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## TABLE OF CONTENTS

Features	1
Pin Configuration	1
General Description	1
Revision History	2
Specifications	3
Electrical Characteristics	3
Absolute Maximum Ratings	4

#### **REVISION HISTORY**

1/14—Rev. 0 to Rev. A
Change to Gain Bandwidth Product Parameter

7/10—Revision 0: Initial Version

Thermal Resistance	4
ESD Caution	4
Typical Performance Characteristics	5
Applications Information	8
Fast Logarithmic Amplifier	8
Outline Dimensions	10
Ordering Guide	10

## **SPECIFICATIONS**

#### **ELECTRICAL CHARACTERISTICS**

 $V_{CB}$  = 15 V,  $I_O$  = 10  $\mu$ A,  $T_A$  = 25°C, unless otherwise specified.

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Мах	Unit
DC AND AC CHARACTERISTICS						
Current Gain <sup>1</sup>	hfe	$I_c = 1 \text{ mA}$	300	605		
		$-40^{\circ}C \le T_A \le +85^{\circ}C$	300			
		$I_c = 10 \ \mu A$	200	550		
		$-40^{\circ}C \le T_A \le +85^{\circ}C$	200			
Current Gain Match <sup>2</sup>	$\Delta h_{\text{FE}}$	$10 \ \mu A \le I_C \le 1 \ mA$		0.5	5	%
Noise Voltage Density <sup>3</sup>	en	$I_{C} = 1 \text{ mA}, V_{CB} = 0 \text{ V}$				
		$f_0 = 10 \text{ Hz}$		1.6	2	nV/√Hz
		$f_0 = 100 \text{ Hz}$		0.9	1	nV/√Hz
		$f_0 = 1 \text{ kHz}$		0.85	1	nV/√Hz
		$f_0 = 10 \text{ kHz}$		0.85	1	nV/√Hz
Low Frequency Noise (0.1 Hz to 10 Hz)	e <sub>N</sub> p-p	$I_c = 1 \text{ mA}$		0.4		μV p-p
Offset Voltage	Vos	$V_{CB} = 0 V, I_C = 1 mA$		10	200	μV
		$-40^{\circ}C \le T_A \le +85^{\circ}C$			220	μV
Offset Voltage Change vs. V <sub>CB</sub>	$\Delta V_{OS}/\Delta V_{CB}$	$0~V \leq V_{CB} \leq V_{MAX}{}^4, 1~\mu A \leq I_C \leq 1~mA^5$		10	50	μV
Offset Voltage Change vs. $I_{C}$	$\Delta V_{OS}/\Delta I_C$	$1 \ \mu A \le I_C \le 1 \ m A^5$ , $V_{CB} = 0 \ V$		5	70	μV
Offset Voltage Drift	$\Delta V_{os}/\Delta T$	$-40^{\circ}C \le T_{A} \le +85^{\circ}C$		0.08	1	μV/°C
		$-40^{\circ}C \le T_A \le +85^{\circ}C$ , $V_{OS}$ trimmed to 0 V		0.03	0.3	μV/°C
Breakdown Voltage, Collector to Emitter	BV <sub>CEO</sub>		40			V
Gain Bandwidth Product	f⊤	$I_{C} = 10 \text{ mA}, V_{CE} = 10 \text{ V}$		200		MHz
Collector-to-Base Leakage Current	Ісво	$V_{CB} = V_{MAX}$		25	500	рА
		$-40^{\circ}C \le T_A \le +85^{\circ}C$		3		nA
Collector-to-Collector Leakage Current <sup>6, 7</sup>	lcc	$V_{CC} = V_{MAX}$		35	500	рА
		$-40^{\circ}C \le T_{A} \le +85^{\circ}C$		4		nA
Collector-to-Emitter Leakage Current <sup>6, 7</sup>	ICES	$V_{CE} = V_{MAX}, V_{BE} = 0 V$		35	500	рА
		$-40^{\circ}C \le T_{A} \le +85^{\circ}C$		4		nA
Input Bias Current	l <sub>B</sub>	$I_c = 10 \ \mu A$			50	nA
		$-40^\circ C \le T_A \le +85^\circ C$			50	nA
Input Offset Current	los	$I_c = 10 \ \mu A$			6.2	nA
		$-40^{\circ}C \le T_{A} \le +85^{\circ}C$			13	nA
Input Offset Current Drift <sup>6</sup>	Δlos/ΔT	$I_C = 10 \ \mu A, -40^{\circ}C \le T_A \le +85^{\circ}C$		40	150	pA/°C
Collector Saturation Voltage	VCE (SAT)	$I_{C} = 1 \text{ mA}, I_{B} = 100 \ \mu\text{A}$		0.05	0.2	V
Output Capacitance	Сов	$V_{CB}=15~V,~I_{E}=0~\mu A$		23		pF
Bulk Resistance <sup>6</sup>	R <sub>BE</sub>	$10 \ \mu A \le I_C \le 10 \ mA$		0.3	1.6	Ω
Collector-to-Collector Capacitance	Ccc	$V_{CC} = 0 V$		35		pF

<sup>1</sup> Current gain is guaranteed with collector-to-base voltage (V<sub>CB</sub>) swept from 0 V to V<sub>MAX</sub> at the indicated collector currents.

<sup>2</sup> Current gain match ( $\Delta h_{FE}$ ) is defined as follows:  $\Delta h_{FE} = (100(\Delta I_B)(h_{FE \min})/I_C)$ .

<sup>3</sup> Noise voltage density is guaranteed, but not 100% tested. <sup>4</sup> This is the maximum change in V<sub>os</sub> as V<sub>cB</sub> is swept from 0 V to 40 V.

 $^5$  Measured at  $I_C$  = 10  $\mu A$  and guaranteed by design over the specified range of  $I_C.$ 

<sup>6</sup> Guaranteed by design.

 $^7\,I_{CC}$  and  $I_{CES}$  are verified by the measurement of  $I_{CBO}.$ 

## **ABSOLUTE MAXIMUM RATINGS**

#### Table 2.

Parameter	Rating
Breakdown Voltage of	40 V
Collector-to-Base Voltage (BV <sub>CBO</sub> )	
Breakdown Voltage of	40 V
Collector-to-Emitter Voltage (BV <sub>CEO</sub> )	
Breakdown Voltage of	40 V
Collector-to-Collector Voltage (BV <sub>cc</sub> )	
Breakdown Voltage of	40 V
Emitter-to-Emitter Voltage (BV <sub>EE</sub> )	
Collector Current (I <sub>c</sub> )	20 mA
Emitter Current (I <sub>E</sub> )	20 mA
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-40°C to +85°C
Junction Temperature Range	–65°C to +150°C
Lead Temperature (Soldering, 60 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### THERMAL RESISTANCE

 $\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

#### Table 3. Thermal Resistance

Package Type	Αιθ	οıc	Unit	
6-Lead TO-78	150	45	°C/W	

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## **TYPICAL PERFORMANCE CHARACTERISTICS**

 $T_A = 25^{\circ}$ C,  $V_{CE} = 5$  V, unless otherwise specified.





Figure 2. Low Frequency Noise (0.1 Hz to 10 Hz),  $I_c = 1 \text{ mA}$ , Gain = 10,000,000






Figure 4. Total Noise vs. Collector Current, f = 1 kHz




Figure 7. Base Emitter Voltage vs. Collector Current

## **MAT12**





Figure 8. Small Signal Input Resistance vs. Collector Current



*Figure 9. Small Signal Output Conductance vs. Collector Current* 




Figure 10. Collector Current vs. Saturation Voltage







Figure 11. Collector-to-Base Leakage Current vs. Temperature







## **Data Sheet**




Figure 14. Collector-to-Collector Leakage Current vs. Temperature




Figure 15. Collector-to-Collector Capacitance vs. Reverse Bias Voltage

## APPLICATIONS INFORMATION FAST LOGARITHMIC AMPLIFIER

The circuit of Figure 16 is a modification of a standard logarithmic amplifier configuration. Running the MAT12 at 2.5 mA per side (full scale) allows for a fast response with a wide dynamic range. The circuit has a seven decade current range and a five decade voltage range, and it is capable of 2.5 µs settling time to 1% with a 1 V to 10 V step. The output follows the equation:

$$V_{\rm O} = \frac{R_3 + R_2}{R_2} \frac{kT}{q} \ln \frac{V_{\rm REF}}{V_{\rm IN}}$$

To compensate for the temperature dependence of the kT/q term, a resistor with a positive 0.35%/°C temperature coefficient is selected for R<sub>2</sub>. The output is inverted with respect to the input and is nominally -1 V/decade using the component values indicated.




Figure 16. Fast Logarithmic Amplifier

#### LOG CONFORMANCE TESTING

The log conformance of the MAT12 is tested using the circuit shown in Figure 18. The circuit employs a dual transdiode logarithmic converter operating at a fixed ratio of collector currents that are swept over a 10:1 range. The output of each transdiode converter is the V<sub>BE</sub> of the transistor plus an error term, which is the product of the collector current and r<sub>BE</sub>, the bulk emitter resistance. The difference of the V<sub>BE</sub> is amplified at a gain of ×100 by the AMP02 instrumentation amplifier. The differential emitter base voltage ( $\Delta V_{BE}$ ) consists of a temperature-dependent dc level plus an ac error voltage, which is the deviation from true log conformity as the collector currents vary.

The output of the transdiode logarithmic converter comes from the following idealized intrinsic transistor equation (for silicon)

$$V_{BE} = \frac{kT}{q} \ln \frac{I_C}{I_S} \tag{1}$$

where:

k is Boltzmann's constant (1.38062  $\times$  10^{-23} J/K).

*q* is the unit electron charge  $(1.60219 \times 10^{-190} \text{C})$ .

*T* is the absolute temperature, K (= °C + 273.2).

 $I_S$  is the extrapolated current for  $V_{BE} \rightarrow 0$  ( $V_{BE}$  tending to zero).  $I_C$  is the collector current.

An error term must be added to Equation 1 to allow for the bulk resistance ( $r_{BE}$ ) of the transistor. Error due to the op amp input current is limited by use of the AD8512 dual op amp. The resulting AMP02 input is:


$$\Delta V_{BE} = \frac{kT}{q} = \ln \frac{I_{CI}}{I_{C2}} + I_{CI} r_{BEI} - I_{C2} r_{BE2}$$
(2)

A ramp function that sweeps from 1 V to 10 V is converted by the op amps to a collector current ramp through each transistor. **MAT12** 

Because  $I_{\rm C1}$  is made equal to 10  $I_{\rm C2},$  and assuming  $T_{\rm A}$  = 25°C, Equation 2 becomes

 $\Delta V_{BE} = 59 \text{ mV} + 0.9 I_{C1} r_{BE} (\Delta r_{BE} \sim 0)$ 

As viewed on an oscilloscope, the change in  $\Delta V_{\text{BE}}$  for a 10:1 change in  $I_{\text{C}}$  is shown in Figure 17.



With the oscilloscope ac-coupled, the temperature dependent term becomes a dc offset and the trace represents the deviation from true log conformity. The bulk resistance can be calculated from the voltage deviation,  $\Delta V_0$ , and the change in collector current (9 mA):

$$r_{BE} = \frac{\Delta V_O}{9 \text{ mA}} \times \frac{1}{100}$$
(3)

9044-017

This procedure solves for  $r_{BE}$  for Side A. Switching  $R_1$  and  $R_2$  provides the  $r_{BE}$  for Side B. Differential  $r_{BE}$  is found by making  $R_1 = R_2$ .





Figure 18. Log Conformance Circuit

## **OUTLINE DIMENSIONS**



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

022306-A

Figure 19. 6-Pin Metal Header Package [TO-78] (H-06) Dimensions shown in inches and (millimeters)

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
MAT12AHZ	-40°C to +85°C	6-Pin Metal Header Package [TO-78]	H-06

<sup>1</sup> Z = RoHS Compliant Part.

## NOTES

## **MAT12**

## Data Sheet

## NOTES



www.analog.com

©2010–2014 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09044-0-1/14(A)

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Bipolar Transistors - BJT category:

Click to view products by Analog Devices manufacturer:

Other Similar products are found below :

619691C MCH4017-TL-H BC546/116 BC557/116 BSW67A NTE158 NTE187A NTE195A NTE2302 NTE2330 NTE63 C4460 2SA1419T-TD-H 2SA1721-O(TE85L,F) 2SA2126-E 2SB1204S-TL-E 2SD2150T100R SP000011176 FMMTA92QTA 2N2369ADCSM 2N5769 2SC2412KT146S 2SC5490A-TL-H 2SD1816S-TL-E 2SD1816T-TL-E CMXT2207 TR CPH6501-TL-E MCH4021-TL-E US6T6TR NJL0281DG 732314D CMXT3906 TR CPH3121-TL-E CPH6021-TL-H 873787E IMZ2AT108 UMX21NTR MCH6102-TL-E NJL0302DG 2N3583 2SA1434-TB-E 2SC3143-4-TB-E 2SD1621S-TD-E NTE103 30A02MH-TL-E NSV40301MZ4T1G NTE101 NTE13 NTE15 NTE16001