# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

### **General Description**

The MAX16602 IC provides a high-density, flexible and scalable solution to power AI cores or Intel<sup>®</sup> VR13.HC server CPUs. This Maxim controller IC employs coupled inductors and smart power-stage ICs to implement high-efficiency core regulators with enhanced transient response and low-quiescent current. An additional single-phase output generates the VSA rail in the system using a single-phase smart power stage. The complete circuit is a highly efficient (8+1) multiphase synchronous buck converter with extensive status and parameter-measurement features. The controller also supports PWM paralleling to control up to 16 phases. A single, scalable PCB design with appropriate smart power-stage IC selection can be used to produce regulators with a wide range of current ratings.

The IC's architecture simplifies design, reduces component count, enables advanced power management and telemetry, and increases energy savings over the full load range. Autonomous phase-shedding is implemented to maintain high efficiency across the entire load range.

Regulator parameters for protection and shutdown can be set and monitored through the serial interface using the PMBus<sup>™</sup> protocol. Power-stage faults, input and output voltage, input and output current, input power, and the temperature of each smart power-stage IC are readable over the serial interface. The critical fault retention feature prevents exothermic events after a power-device fault. The smart power-stage ICs communicate with the controller IC through analog and digital signals that are also readable through the registers in the controller IC. Preset and user configurations are programmed in nonvolatile memory (NVM). MTP-programmable NVM circuits allow for seven field modifications.

An integrated 3.3V to 1.8V regulator supports both MAX16602 and power-stage ICs with 1.8V bias supplies. SNS\_PS\_BIAS monitoring also allows for flexible bias and sequencing.

The MAX16602 is available in a 56-pin, 7mm x 7mm QFN package.

#### Ordering Information appears at end of data sheet.

Intel is a registered trademark of Intel Corporation. PMBus is a trademark of SMIF, Inc.


### **Benefits and Features**

- High Power Density and Efficiency
  - Smart Power-Stage Support: MAX20778/A, MAX20779/A/B/C, MAX20780, MAX20790, MAX16604
  - Top-Tier Efficiency (95.6% Peak Efficiency at 1.8V<sub>OUT</sub>)
  - · Integrated Input Power Monitor
- Telemetry Through PMBus
  - Digitally Programmable Configuration
  - · Input Voltage, Current, and Power Monitoring
  - Power-Stage Temperature Monitoring and Reporting
- Advanced Power Management
  - Autonomous Phase-Shedding
  - Orthogonal Current Rebalance for Phase-Current Balance During Transients
  - Low-Quiescent Current—Improves Light-Load and Standby Efficiency
- Protection Features
  - Input and Bias Supply Undervoltage Protection
  - Overcurrent Protection
  - Critical Fault-Flag Output Pin

### **Applications**

- High-Current Multiphase Voltage Regulators
  - AI Cores and XPUs
  - VR13.HC CPUs and Memory
  - Graphics Processors
  - Networking ASICs
- Servers and Workstations
- Enterprise Storage
- Communications and Networking Equipment Supply

## **Typical Operating Circuit**





# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

### **Absolute Maximum Ratings**

AV <sub>DD1P8</sub> to AGND	0.3V to +2.4V
DVDD1P8 to DGND	
V <sub>DD3P3</sub> to DGND	0.3V to +4V
SNS_PS_BIAS to DGND	0.3V to V <sub>DD3P3</sub> + 0.3V
CORE_SENSE_P to AGND	0.3V to AV <sub>DD1P8</sub> + 0.3V
PMBUS_A, PMBUS_D,	
PMBUS_C to DGND	0.3V to V <sub>DD3P3</sub> + 0.3V
SVID_A, SVID_D to DGND	0.3V to AV <sub>DD1P8</sub> + 0.3V
SVID_C to DGND	0.3V to + 2.4V
GPIO_0, GPIO_1,	
GPIO_2 to DGND (Note 1)	0.3V to V <sub>DD3P3</sub> + 0.3V
IC to DGND	0.3V to +7.5V
OEN, OVP, VR_HOT, FAULT to DO	GND0.3V to +4V
PWRGD_CORE, VSA_PWRGD to D	GND
	0.3V to V <sub>DD3P3</sub> + 0.3V
PIN_ALERT to DGND	0.3V to V <sub>DD3P3</sub> + 0.3V
CORE_SENSE_N to AGND	0.3V to AV <sub>DD1P8</sub> + 0.3V

#### VSA SENSE P, VSA SENSE N to AGND

ADDR, PROG to AGND	-0.3V to AV <sub>DD1P8</sub> + 0.3V
TSENSE_VSA to DGND0.3V to V <sub>DVDD1P8</sub> + 0.3V         ISENSE_<7:0>, ISENSE_VSA         to AGND	
ISENSE_<7:0>, ISENSE_VSA to AGND	PWM_<7:0>, PWM_VSA, TSENSE_<3:0>,
to AGND0.3V to AV <sub>DD1P8</sub> + 0.3V VX to PGND0.3V to V <sub>DD3P3</sub> + 0.3V V <sub>IN</sub> , SNS_IN_P, SNS_IN_N to AGND0.3V to +13.7V AGND to DGND0.3V to +0.3V PGND to DGND0.3V to +0.3V Junction Temperature (T <sub>J</sub> )+150°C	TSENSE_VSA to DGND0.3V to V <sub>DVDD1P8</sub> + 0.3V
VX to PGND0.3V to V <sub>DD3P3</sub> + 0.3V V <sub>IN</sub> , SNS_IN_P, SNS_IN_N to AGND0.3V to +13.7V AGND to DGND0.3V to +0.3V PGND to DGND0.3V to +0.3V Junction Temperature (T <sub>J</sub> )+150°C	ISENSE_<7:0>, ISENSE_VSA
V <sub>IN</sub> , SNS_IN_P, SNS_IN_N to AGND0.3V to +13.7V AGND to DGND0.3V to +0.3V PGND to DGND0.3V to +0.3V Junction Temperature (T <sub>J</sub> )+150°C	to AGND0.3V to AV <sub>DD1P8</sub> + 0.3V
AGND to DGND0.3V to +0.3V PGND to DGND0.3V to +0.3V Junction Temperature (T <sub>J</sub> )+150°C	VX to PGND0.3V to V <sub>DD3P3</sub> + 0.3V
PGND to DGND0.3V to +0.3V Junction Temperature (T <sub>J</sub> )+150°C	V <sub>IN</sub> , SNS_IN_P, SNS_IN_N to AGND0.3V to +13.7V
Junction Temperature (T <sub>J</sub> )+150°C	AGND to DGND0.3V to +0.3V
Junction Temperature (T <sub>J</sub> )+150°C Storage Temperature Range65°C to +150°C	PGND to DGND0.3V to +0.3V
Storage Temperature Range65°C to +150°C	Junction Temperature (T <sub>J</sub> )+150°C
	Storage Temperature Range65°C to +150°C
Peak Reflow Temperature Lead-Free+260°C	Peak Reflow Temperature Lead-Free+260°C

**Note 1:** Not higher than +2.4V if used for analog input functions.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Package Information**

56 QFN					
Package Code	G5677+2				
Outline Number	<u>21-100073</u>				
Land Pattern Number	90-0455				
THERMAL RESISTANCE, FOUR-LAYER BOARD					
Junction to Ambient ( $\theta_{JA}$ )	29.5°C/W				
Junction to Case (θ <sub>JC</sub> )	2.6°C/W				

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

### **Electrical Characteristics**

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
SUPPLY VOLTAGES AND	SUPPLY CURRE	NT						1
Bias Supply Voltage Range	V <sub>AVDD1P8</sub> , V <sub>DVDD1P8</sub>				1.7		1.9	V
Trange	V <sub>DD3P3</sub>				3.0		3.6	V
1.8V Bias Supply Current	I <sub>AVDD1P8</sub> + I <sub>DVDD1P8</sub>	System ope	erational				52	mA
V <sub>DD3P3</sub> Bias Supply Current	I <sub>VDD3P3</sub>	1.8V switch	er off (VX = 3.3∖	<i>(</i> )			500	μA
OUTPUT-VOLTAGE RANG	E AND ACCURA	CY						
Output-Voltage Range		5mV mode		CORE and VSA	0.25		1.52	V
Output-voltage Mange		10mV mode	9	CORE only	0.5		2.3	V
				1.0V to 1.52V	-0.5		+0.5	%
	V <sub>OUT_VSA</sub>	$T_A = 0^{\circ}C$ to	+85°C	0.8V to 0.995V	-5		+5	mV
				0.25V to 0.795V	-8		+8	mV
DC Cat Daint Talaranaa	Vout_core		1.5V to 2		-0.5		+0.5	%
DC Set-Point Tolerance					-0.52		+0.52	%
		0.5V to 0.6		0.7V to 0.995V	-5		+5	mV
				0.5V to 0.695V	-8		+8	mV
				0.25V to 0.495V	-9		+9	mV
	R <sub>LOADLINE</sub> Range 1	Range	0xD8[5] = 0, 0xD8[1] = 1,           0xD3[7] = 0,           R <sub>DES</sub> = 92Ω, LSB = 7.48μΩ		0.516		0.98	mΩ
	-	Accuracy	$T_A = 0^\circ C$ to +	85°C	-2.3		+2.3	%
	R <sub>LOADLINE</sub> Range 2	Range	0xD8[5] = 0, 0 0xD3[7] = 0,		0.397		0.753	mΩ
		Accuracy	$T_A = 0^{\circ}C$ to +	$T_A = 0^{\circ}C$ to +85°C			+2.3	%
DC Load Line	ne RLOADLINE Range 3	Range	0xD8[5] = 0, 0xD8[1] = 0, 0xD3[7] = 1, $R_{DES} = 73.25\Omega, LSB = 4.58\mu\Omega$		0.316		0.600	mΩ
		Accuracy	$T_A = 0^{\circ}C$ to +	85°C	-2.3		+2.3	%
	R <sub>LOADLINE</sub> Range 4	Range	0xD8[5] = 1, 0 0xD3[7] = 0, R <sub>DES</sub> = 92Ω,	)xD8[1] = 1, LSB = 2.44μΩ	0.1735		0.325	mΩ
		Accuracy	$T_A = 0^{\circ}C$ to +	85°C	-3		+3	%
-		Range	0xD8[5] = 1, 0xD8[1] = 0,		0.108		0.197	mΩ
		Accuracy	$T_A = 0^{\circ}C$ to +	85°C	-5		+5	%

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CORE_SENSE_P, VSA_SENSE_P Leakage Current	ICORE_SENSE_P, IVSA_SENSE_P	CORE_SENSE_P = 2.3V, CORE_SENSE_N = 0V, VSA_SENSE_P = 1.52V, VSA_SENSE_N = 0V, OEN = 0			90	μA
VID TRANSITION SLEW F	RATE	· · · · · · · · · · · · · · · · · · ·				
CORE Slew-Rate	CORE_SR	Slow, including soft-start (CORE_SR <sub>SLW</sub> = CORE_SR <sub>FST</sub> /4)	-5		+5	%
Accuracy	(Note 2)	Fast (CORE_SR <sub>FST</sub> = 27mV/µs)	-5		+5	%
VSA Slew-Rate Accuracy	VSA_SR (Note 2)	Slow, including soft-start (VSA_SR <sub>SLW</sub> = VSA_SR <sub>FST</sub> /4)	-5		+5	%
	(Note 2)	Fast (VSA_SR <sub>FST</sub> = 10.7mV/µs)	-5		+5	%
SWITCHING FREQUENCY	Y					
CORE Switching	<sup>f</sup> sw_core	CORE switching-frequency range, 0.1667µs switching period step	300		857	kHz
Frequency		CORE switching-frequency accuracy	-10		+10	%
	fsw_vsa	Low-switching frequency	599	667	735	kHz
VSA Switching Frequency		High-switching frequency	720	800	880	kHz
SUPPLY UVLO						
V <sub>DD1P8</sub> UVLO	V <sub>DD1P8_UVLO</sub>	V <sub>DD1P8</sub> rising, 50mV (typ) hysteresis	1.62	1.64	1.66	V
V <sub>DD3P3</sub> UVLO	V <sub>DD3P3_UVLO</sub>	V <sub>DD3P3</sub> rising, 50mV (typ) hysteresis	2.87	2.91	2.95	V
		V <sub>IN</sub> rising, 1V (typ) hysteresis, 0xD9[5] = 0, 0xD9[3:0] = 0	9.6	10.1	10.5	V
12V Input UVLO	V <sub>IN_UVLO</sub>	$V_{IN}$ rising, 1V (typ) hysteresis 0xD9[5] = 1, 0xD9[3:0] = 0 $V_{IN}$ divider RV <sub>IN_TOP</sub> = 4.75kΩ, RV <sub>IN_BOT</sub> = 19.6kΩ	9.7	10.2	10.6	V
SNS_PS_BIAS Undervoltage	V <sub>PS_BIAS_UV</sub>	Power-stage supply undervoltage threshold rising; 60mV (typ) hysteresis	1.52	1.55	1.58	V
VIN_UVLO Delay to Shutdown	td <sub>VIN_UVLO</sub>			5		μs
SNS_PS_BIAS Undervoltage Delay to Shutdown	td <sub>SNS_PS_BIAS</sub>			5		μs

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONDITION	S	MIN	TYP	MAX	UNITS
OUTPUT OVERVOLTAGE	AND UNDERVOL	AGE PROTECTION					,
0			5mV mode	180	200	220	mV
Output Overvoltage- Protection Threshold	Vovp_core, V <sub>OVP_</sub> vsa	Referred to VID setting, 10mV (typ) hysteresis	10mV mode, CORE only	230	250	270	mV
Fixed Umbrella		Referred to CORE_	5mV mode	2.41	2.50	2.59	V
Overvoltage-Protection Threshold	VUM_OVP_CORE, VUM_OVP_VSA	SENSE_P, VSA_SENSE_P, 7mV (typ) hysteresis	10mV mode, CORE only	2.41	2.50	2.59	V
Overvoltage to OVP Delay	<sup>t</sup> OV_DELAY	Delay from $V_{OUT} > V_{TH}$ to $\overline{C}$	<b>VP</b> asserted		700		ns
OVERCURRENT PROTEC	TION	·					
OCP Timeout and Hiccup Mode On-Time	tOCP				5		ms
Hiccup Mode Off-Time	<sup>t</sup> HICCUP_OFF				45		ms
CORE Positive OCP Current-Limit Range		0xD8[0] = 0, LSB = 2.76A ocp_code (0xD3[3:0]) from 0	to 11	27.58		57.94	A
per Phase	IPOCP_CORE_PH	0xD8[0] = 1, LSB = 5.52A ocp_code (0xD3[3:0]) from 0	to 11	55.16		115.18	A
CORE Positive OCP System Current-Limit		0xD8[0] = 0, I <sub>POCP_C</sub> = (27.58A + 2.76A x ocp_code) x n_ph 7 and 8 phase systems with ocp_code > 5 will be clamped at n_ph = 6		27.58		347.64	A
Range	IPOCP_CORE	0xD8[0] = 1, $I_{POCP_C} = (55.16A + 5.52A \times ocp_code) \times n_ph$ 7 and 8 phase systems with ocp_code > 5 will be clamped at n_ph = 6		55.16		695.28	A
		Range 27.58A to 38.62A		-25		+25	
		Range 41.38A to 46.90A		-20		+20	
		Range 49.66A to 52.42A		-17		+17	
		Range 55.18A to 60.68A		-15		+15	
CORE Positive OCP Accuracy		Range 66.20A to 82.76A		-12.5		+12.5	%
, local acy		Range 88.28A to 107.58A		-10		+10	
		Range 110.36A to 151.7A		-8		+8	
		Range 154.48A to 187.60A		-6		+6	
		Range 193.10A to 695.28A		-5		+5	
CORE Negative OCP Current-Limit Ratio to		0xD3[4] = 0, wrt POCP 0xD8[0] = 1			-33		%
CORE Positive OCP Current Limit		0xD3[4] = 1, wrt POCP 0xD8	5[0] = 1		-16.66		/0

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CO	NDITIONS	MIN	TYP	MAX	UNITS
		Range -9.18A to -11	.94A	-35		+35	
		Range -12.86A to -1	6.54A	-30		+30	
		Range -17.46A to -2	0.21A	-22		+22	
CORE Negative OCP Accuracy		Range -22.04A to -2	5.72A	-20		+20	%
ricearacy		Range -27.56A to -3	1.24A	-15		+15	
		Range -33.07A to -4	7.77A	-12.5		+12.5	
		Range -51.44A to -2	31.53A	-10		+10	
VSA Positive OCP Current-Limit Range	IPOCP_VSA	Four typical selectio	ns: 23.5A, 28A, 35A, 40A	23.5		40	А
VSA Negative OCP Current Limit to VSA Positive OCP Current Limit	I <sub>NOCP_VSA</sub>	(Note 3)			-100		%
VSA OCP Current-Limit Accuracy		POCP and NOCP		-20		+20	%
APS THRESHOLD							
Fast Threshold Accuracy		APS threshold range	e: 8A to 70A	-12.5		+12.5	%
POWER GOOD (CORE ar	nd VSA)						
		Referred to VID, 9mV (typ)	5mV mode (CORE)	-240	-218	-196	mV
Power-Good Threshold,	V <sub>PWRGD_CORE</sub> ,		5mV mode (VSA)	-257	-234	-211	mV
Deasserting	VPWRGD_VSA		10mV mode, CORE only	-330	-296	-270	mV
FAULT DETECTION		1					
Power-Stage Fault-Detector Threshold	V <sub>TS_TH</sub>	TSENSE_ pin to GN	ID		300		mV
Power-Stage Fault- Detector Propagation Delay	<sup>t</sup> TS/FAULT	Delay from TSENSE	E to FAULT		2		μs
	VP, FAULT, PWRG	D_CORE, PWRGD_\	/SA)				
		Logic-high voltage, I	$I_{OAD} = 2mA$	1.5			V
PWM_ Output	V <sub>PWM</sub> _	Logic-low voltage, I <sub>LOAD</sub> = 2mA				0.13	V
Output-Low Voltage	V <sub>OL</sub>	$\overline{OVP}$ , FAULT, PWRGD_CORE, PWRGD_VSA, I <sub>LOAD</sub> = 4mA				0.4	V
Output-High Leakage Current	lικ	OVP, FAULT, PWRGD_CORE, PWRGD_VSA;         conditions = output in Hi-Z; pulled up to 3.6V				1	μA

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
OUTPUT ENABLE (OEN)						
OEN Thresholds	V <sub>IH</sub>	Input logic-high	0.9			V
OEN Thresholds	VIL	Input logic-low			0.6	V
		Valid enable-signal pulse width		0.2		μs
OEN Filter	<sup>t</sup> FILTER	Valid shutdown-signal pulse width		0.2		μs
		Digital OEN toggle filtering		200		μs
PMBus INTERFACE						
	V <sub>IH</sub>	Input logic-high, PMBUS_C, PMBUS_D	2.1			V
PMBus Input Logic	VIL	Input logic-low, PMBUS_C, PMBUS_D			0.8	V
PMBus Output Logic	V <sub>PMBUS_OL</sub>	Output low voltage, PMBUS_D, PMBUS_A, I <sub>LOAD</sub> = 4mA			0.4	V
Maximum PMBus Operating Frequency	f <sub>PMBUS</sub>			400		kHz
VR_HOT						
VR_HOT Accuracy		V <sub>TSENSE_</sub> = 1.145V (VR_HOT threshold at 105°C)	-3		+3	°C
Temperature Zone Hysteresis				3		%
Output-Low Voltage	V <sub>OL</sub>	VR_HOT, I <sub>LOAD</sub> = 24mA			0.3	V
3.3V to 1.8V SWITCHING	REGULATOR					
Set-Point Output Voltage	V <sub>DD1P8</sub>	Switcher output voltage	1.8	1.85	1.9	V
Maximum Output Current	I <sub>VX_AVE</sub>	L = 1.5µH, VX <sub>ON_TIME</sub> = 1.15µs		500		mA
Switcher VX On-Time Accuracy	VX <sub>ON_TIME</sub>	4 typical selections: 0.70μs, 1.15μs, 1.70μs, 2.26μs	-10		+10	%
TELEMETRY						
INPUT CURRENT SENSE						
ADC Resolution				10		bit
Differential Input Voltage Range		External current-sense mode			200	mV
	$\Delta V_{SNS_{IN}}$	R <sub>SENSE</sub> mode			57.5	mV
		R <sub>SENSE</sub> mode, extended range			115	mV
Update Rate				64		μs

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
		External current-sense	Gain	-0.8		+0.8	%
		mode	Offset, LSB = 259.4µV	-4		+4	LSB
			Gain	-0.6		+0.6	%
Accuracy		R <sub>SENSE</sub> mode	Offset, LSB = 68.66µV	-4		+4	LSB
		Barrian mode	Gain	-0.6		0.6	%
		R <sub>SENSE</sub> mode, extended range	Offset, LSB = 129.7µV	-4		+4	LSB
PIN_ALERT Delay					32		μs
PIN_ALERT Output Low Voltage	V <sub>OL</sub>	I <sub>LOAD</sub> = 24mA				0.3	v
SYSTEM ADC							
		Input voltage (Note 4)		16		ms	
		Input current, phase-input current CORE output voltage CORE phase-output current			16		ms
Update Rate					8		ms
					16		ms
		Temperature			16		ms
Resolution					10		bits
		Temperature,	Gain	-0.8		+0.8	%
		$T_A = 0^{\circ}C$ to +85°C	Offset	-4		+4	LSB
		Input voltage, T <sub>A</sub> = 0°C to +85°C	Gain	-0.9		+0.9	%
		V <sub>IN</sub> = 7V to 13V 0xD9[4] = 0	Offset	-5		+5	LSB
		CORE output voltage,	Gain	-0.9		+0.9	%
Accuracy		$T_A = 0^{\circ}C$ to +85°C	Offset	-6		+6	LSB
		CORE phase-output	Gain	-1.5		+1.5	%
		current, $T_A = 0^{\circ}C$ to +85°C	Offset	-4		+4	LSB
		PWM duty-cycle measurement	Gain	-1		+1	%
		$T_A = 0^{\circ}C$ to +85°C PWM duty cycle = 0% to 50%	Offset	-4		+4	LSB

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CON	MIN	TYP	MAX	UNITS	
VIN_ADC							
Resolution					10		bits
			Gain, SNS_VIN tied to V <sub>IN</sub>	-0.9		+0.9	%
Accuracy		Input voltage, $T_A = 0^{\circ}C \text{ to } +85^{\circ}C$ $V_{IN} = 7V \text{ to } 13V$ 0xD9[4] = 1 (Note 4)	Gain, SNS_VIN tied to external divider R <sub>VIN_TOP</sub> = 4.75kΩ, R <sub>VIN_BOT</sub> = 19.6kΩ	-0.9		+0.9	%
			Offset LSB = 15.625mV Referred to V <sub>IN</sub>	-5		+5	LSB
I <sub>OUT</sub> ADC CORE	-						
Intel 0x15 Update Rate					64		μs
Resolution					9		bits
		0xE7[2:0] = 000	LSB		1.27		A
		Range 0 to 603A	Gain	-1.0		+1.0	%
		$T_A = 0^{\circ}C$ to +85°C	Offset	-5.7		+5.7	A
		0xE7[2:0] = 001	LSB		637		mA
		Range 0 to 301A $T_A = 0^{\circ}C$ to +85°C 0xE7[2:0] = 010 Range 0 to 201A $T_A = 0^{\circ}C$ to +85°C	Gain	-1.35		+1.35	%
			Offset	-4		+4	A
			LSB		425		mA
Accuracy			Gain	-1.35		+1.35	%
,			Offset	-3.6		+3.6	A
		0	LSB		318		mA
		0xE7[2:0] = 011 Range 0 to 150A	Gain	-1.35		+1.35	%
		$T_A = 0^{\circ}C$ to +85°C	Offset	-3.5		+3.5	A
			LSB		255	0.0	mA
		0xE7[2:0] = 100 Range 0 to 120A	Gain	-1.35	200	+1.35	%
		$T_A = 0^{\circ}C$ to +85°C	Offset	-3.4		+3.4	A
I <sub>OUT</sub> ADC VSA			01301	-0. <del>1</del>		· 0	
Intel 0x15 Update Rate					64		μs
Resolution					9		bits
			Gain		78.125		mA
A		0xD1[4:3] = 01	Offset	-1.0	10.120	+1.0	- MA - %
Accuracy		Range 0 to 37.1A $T_A = 0^{\circ}C$ to +85°C					
			Offset	-4.5		+4.5	LSB

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset


### **Electrical Characteristics (continued)**


- **Note 2:** Slew rate specification is guaranteed for the internal DAC. Performance of the output voltage of the regulator depends on the compensation and might be limited from the maximum bandwidth possible for the specific application.
- Note 3: See the <u>VSA Overcurrent Protection</u> section to calculate actual threshold based on design parameters.
- **Note 4:** The input voltage can be acquired by the system ADC if the PMBus command 0xD9[4] = 0. it Is otherwise acquired from a faster and dedicated VIN\_ADC.


# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset


### **Typical Operating Characteristics**


 $(V_{IN} = 12V, 6 + 1 \text{ phase configuration}, f_{SW} (CORE) = 500 \text{kHz}, \text{ inductor (CORE)} = 100 \text{nH} \text{ CL1208-6}, \text{ inductor (VSA)} = 180 \text{nH}, f_{SW} (VSA) = 660 \text{kHz}, V_{VID} (CORE) = 1.8V, V_{VID} (VSA) = 0.85V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 




















# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset


**Typical Operating Characteristics (continued)** (V<sub>IN</sub> = 12V, 6 + 1 phase configuration, f<sub>SW</sub> (CORE) = 500kHz, inductor (CORE) = 100nH CL1208-6, inductor (VSA) = 180nH,  $f_{SW}$  (VSA) = 660kHz, V<sub>VID</sub> (CORE) = 1.8V, V<sub>VID</sub> (VSA) = 0.85V, T<sub>A</sub> = +25°C, unless otherwise noted.)





CORE APS TRANSITION 6PH TO 1PH DCM (I<sub>OUT</sub> = 2A)















# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset


**Typical Operating Characteristics (continued)** (V<sub>IN</sub> = 12V, 6 + 1 phase configuration, f<sub>SW</sub> (CORE) = 500kHz, inductor (CORE) = 100nH CL1208-6, inductor (VSA) = 180nH,  $f_{SW}$  (VSA) = 660kHz, V<sub>VID</sub> (CORE) = 1.8V, V<sub>VID</sub> (VSA) = 0.85V, T<sub>A</sub> = +25°C, unless otherwise noted.)












# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

### **Pin Configuration**



### **Pin Description**

PIN	NAME	FUNCTION
1	PROG	Configuration Programming Resistor. Connect a 1% accurate resistor to ground to program the application scenario (see <u>Table 5</u> ) and the PMBus MSB address, unless overwritten using the PMBus MSB_PMBus bit.
2	ADDR	Address Programming Resistor. Connect a 1% accurate resistor to ground to set the SVID address and PMBus LSB address (see <u>Table 5</u> ).
3	AV <sub>DD1P8</sub>	Bias Supply Pin. Connect to DVDD1P8 or external power supply through a $4.7\Omega$ resistor. Decouple with a minimum of $2.2\mu$ F and $0.1\mu$ F to the exposed GND pad.
4	DGND	Digital Ground. Connect to the ground plane using a single via placed in close proximity to the IC.
5	DVDD1P8	Digital Bias Supply Pin. Connect to the output of the chip inductor when using the internal 1.8V switching regulator; otherwise, connect to an external 1.8V supply. Decouple with a minimum of $1\mu$ F and 0.1 $\mu$ F to GND.
6	SVID_A	SVID Alert# Output

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

# **Pin Description (continued)**

PIN	NAME	FUNCTION
7	SVID_D	SVID Data I/O
8	SVID_C	SVID Clock Input
9	OEN	Voltage Regulator Output-Voltage Enable. When OEN is pulled high, both outputs are enabled and start up to the programmed boot voltage. When OEN is pulled low, both outputs are ramped down to 0.5V at the slow slew rate before the power stages are set to the IDDQ state. The PMBus interface remains active when OEN is low.
10	OVP	Output Overvoltage Indicator. This active-low open-drain output indicates that one or both of the outputs have exceeded the OVP threshold.
11	VR_HOT/OCP_ FLAG	Overtemperature-Warning Indicator. This active-low open-drain output indicates that one of the power-stage temperatures has exceeded the threshold programmed in the application scenario and reported in the SVID register Temp_Max (22h). Depending on scenario programming, the controller can also indicate when the controller OCP clamp is engaged on this pin.
12	FAULT	Voltage Regulator Fault Indicator. This active-low open-drain output indicates that a VR fault occurred (see <u>Table 2</u> and <u>Table 3</u> ).
13	PWRGD_CORE	CORE Power-Good Signal. This open-drain output indicates when the V <sub>CORE</sub> output is within regulation.
14	PWRGD_VSA	VSA Power-Good Signal. This open-drain output indicates when the VSA output is within regulation.
15	PMBUS_A	PMBus Alert# Output
16	PMBUS_C	PMBus Clock Input
17	PMBUS_D	PMBus Data I/O
18	V <sub>DD3P3</sub>	3.3V Supply Pin. V <sub>DD3P3</sub> is the input for the internal 1.8V switching regulator. Bypass this input with a 2 x 10 $\mu$ F and 0.1 $\mu$ F ceramic capacitor. V <sub>DD3P3</sub> must be connected to a 3.3V bias supply with a 0.1 $\mu$ F bypass capacitor even when the internal 1.8V switching regulator is disabled.
19	VX	Switching Node for the Internal 1.8V Switching Regulator. Connect a chip inductor between VX and DVDD1P8, with a minimum of 2 x 22 $\mu$ F ceramic capacitors for the output of the regulator. Connect VX to V <sub>DD3P3</sub> using a 100 $\Omega$ resistor to disable the 1.8V switching regulator when using an external 1.8V bias supply.
20	PGND	Power Ground. Return path for the internal 1.8V switching regulator.
21	IC	Internally Connected Pin. Leave this pin unconnected.
22	PWM_VSA	Phase Control Output for the VSA Regulator. Connect PWM_VSA to the input pin of the VSA power stage. Connect PWM_VSA to GND to disable the VSA regulator.

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

# **Pin Description (continued)**

PIN	NAME		FUN	CTION			
			Phase-Control Outputs for the V <sub>CORE</sub> Regulator. Connect PWM_<7:0> to the respective inp pins of the V <sub>CORE</sub> power stages. Connect PWM_ to GND for unused power-stage pairs.				
		P	N	NAME			
		2	3	PWM_7			
		2	4	PWM_6			
23-30	PWM_<7:0>	2	5	PWM_5			
		2	6	PWM_4			
		2	7	PWM_3			
		2	8	PWM_2			
		2	9	PWM_1			
		3	0	PWM_0			
31-34	TSENSE_<3:0>	stage pair of the V <sub>CORI</sub>	regulator during normal	nction temperature of each power stage or power- l operation. TSENSE_ is pulled low by a power _ unconnected for unused power stages. PHASE CONNECTION			
		31	TSENSE_0	0, 5			
		32	TSENSE_1	3, 4			
		33	TSENSE_2	1, 2			
		34	TSENSE_3	6, 7			
35	SNS_VIN	protection. For applicat	ions above 13.7V and be	for input-voltage sensing and $V_{IN\_UVLO}$ show 17V, set 0xD9[5] = 1, and connect SNS_VIN TOP = 4.75k $\Omega$ , RVIN_BOT = 19.6k $\Omega$ .			
36	SNS_IIN_P	Positive Input for the Input Power Sensor. Connect SNS_IIN_P to the positive terminal of the input sense resistor or input current-monitor signal using a Kelvin connection. Connect to V <sub>IN</sub> or PGND if unused.					
37	SNS_IIN_N	Negative Input for the Input Power Sensor. Connect SNS_IIN_N to the negative terminal of the input sense resistor or input current-monitor signal using a Kelvin connection. Connect to SNS_IIN_P if unused.					
38	SNS_PS_BIAS		itor. Connect the power-s r power-stage bias for un	stage bias supply to SNS_PS_BIAS to allow adervoltage faults.			


# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

# **Pin Description (continued)**

PIN	NAME	FUNCTION				
		Current-Sense Inputs for V <sub>CORE</sub> Regulator Powe the V <sub>CORE</sub> regulator power-stage ICs. Leave ISE				
		PIN	NAME			
		39	ISENSE_0			
		40	ISENSE_1			
39-46	ISENSE_<7:0>	41	ISENSE_2			
		42	ISENSE_3			
		43	ISENSE_4			
		44	ISENSE_5			
		45	ISENSE_6			
		46	ISENSE_7			
		General-Purpose I/O. The function for each pin d	epends on the scenario selected.			
		PIN	NAME			
47-48, 51	GPIO_2, GPIO_1, GPIO_0	47	GPIO_2			
0.		48	GPIO_1			
		51	GPIO_0			
49	CORE_SENSE_N	Negative Differential Remote-Sense Input (V <sub>COR</sub> load using a Kelvin connection.	E). Connect CORE_SENSE_N to ground at the			
50	CORE_SENSE_P	Positive Differential Remote-Sense Input (V <sub>CORE</sub> load using a Kelvin connection.	e). Connect CORE_SENSE_P to V <sub>CORE</sub> at the			
52	VSA_SENSE_N	Negative Differential Remote-Sense Input (VSA). connection. Connect to GND if VSA is not used.	Connect to ground at the load using a Kelvin			
53	VSA_SENSE_P	Positive Differential Remote-Sense Input (VSA). connection. Connect to GND if VSA is not used.	Connect to $V_{VSA}$ at the load using a Kelvin			
54	ISENSE_VSA	Current-Sense Input for VSA Regulator Power-Stage IC. Connect to the ISENSE output of the VSA regulator power-stage IC. If the power stage is not populated, the ISENSE pin should be left unconnected.				
55	TSENSE_VSA	Temperature Sensor and Fault Input from the VS FAULT output of the power-stage IC through the TSENSE_ is an analog representation of the junc normal operation. TSENSE_VSA is pulled low by	appropriate filter network. The voltage on ction temperature of the VSA power stage during			
56	PIN_ALERT	Input Power Alert. This active-low, open-drain output indicates that PMAX has been exceeded.				
57	AGND (EP)	Exposed Ground Pad. Internally connected to the controller's ground plane and substrate. Connect to the board ground near the DGND pin.				


# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

### **Typical Application Circuit**



# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

## **Functional Block Diagram**



# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

### **Detailed Description**

The MAX16602 controller IC and up to eight MAX20778/A, MAX20779/A, MAX20780, or MAX20790 smart powerstage ICs, provide a highly integrated, high-performance multiphase  $V_{CORE}$  power conversion solution for AI cores or Intel VR13.HC platforms. The controller also supports PWM paralleling to control up to 16 phases. The controller IC contains the PWM and phase control circuits, a PMBus interface for reporting and control, and the SVID interface. The associated smart power-stage ICs contain the top and bottom power switches, drive logic, and temperature and current monitoring.

The *Typical Application Circuit* shows the schematic for the MAX16602 controller with the MAX20778 single-phase smart power-stage ICs for V<sub>CORE</sub>, and a MAX20766 smart power stage for VSA. This control architecture uses the power-stage IC's lossless current sensing to provide a superior control loop with simple design parameters, precise load-line programming, high-accuracy current reporting, and fast-fault protection. The power stage's integrated power switches facilitate low-switching losses for a wide range of output currents.

The controller IC's V<sub>CORE</sub> regulator can be configured for up to 8 phases (16 phases with paralleling). Unused phases can be disabled (see <u>Table 4</u>), allowing a single electrical design to be used for multiple applications with different output currents. A common PCB layout can be used with phases left unpopulated for lower output currents. TSENSE and ISENSE pins for unused phases must be left unconnected. The same applies when disabling VSA.

Key system parameters are set by the PROG configuration resistor, which allows a quick selection of one of the preset application configurations. The configuration parameters and other features such as autonomous phase-shedding, OCP mode, etc., can be adjusted from the default settings using the PMBus interface. In addition, the PMBus interface offers advanced monitoring and reporting capabilities. See the <u>PMBus</u> *Interface Overview* section for more details.

The IC features an integrated 1.8V regulator that requires only a small external inductor and reduces the total number of external bias supplies required, yet allows for lower operating power consumption. The integrated and accurate input-power sensor simplifies the overall implementation, making the chipset a completely integrated VR13.HC solution.

### **V**CORE Operation

### **Control Architecture**

The controller IC contains multiple amplifier stages and modulator circuits that control each phase based on its current. Figure 1 shows the internal amplifier stages of the controller and how phase-current information is used to generate the phase-control signals. The first amplifier stage (A1) in Figure 1 is a differential amplifier, which provides an output equal to 1.6 times the error between the reference voltage and the differential remote-sense voltage. This difference is then scaled by appropriate selection of R1 and R2 and fed to the error amplifier (A3) through R<sub>DES</sub>.

Phase resistors (shown as RPH1, RPH2, etc., in Figure 1) are used to sum the ISENSE current feedback signals from all the power stages to the inverting input of the error amplifier (A3). This current represents the total load current. In steady state, the current flowing through the internal RDES resistor equals the sum of the ISENSE signals. This circuit creates a voltage drop across RDFS that sets the active load-line in conjunction with the DC gain of A1 and A2. The current through RDES is defined to be the commanded current  $(1mA = 100A I_{OUT})$  and the control loop forces the sum of the ISENSE signals to match this value. Since this architecture is fundamentally current mode, a provision is available for programming a zero for current-loop compensation purposes. This zero is usually used to compensate the double pole that is inherent in the LC filter of the power stage. This is achieved by proper programming of the current-loop amplifier parameters (RP, FZI). Various values of ramp rate (modRamp opt) can be set to facilitate control-loop stability. Calculation of the applicable resistor value is shown in the Design Procedure section.

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset




Figure 1. CORE Control Loop

### Lossless Current Sensing and Load-Line Control

The MAX16602 provides accurate output load-line control over the entire range of output currents. As described in the Control Architecture section, the output-voltage positioning is performed using the lossless current-sense signals from the Maxim smart power stages, which are fed back to the controller. This current sensing is superior to methods using the inductor's DC resistance and does not require any temperature compensation or filtering to obtain the current signal. The signal is sent back by each individual power stage as a current proportional to the current flowing through the power device. This arrangement results in a tightly controlled load-line that is accurate even at low currents where sensing current using the DC resistance is known to be inaccurate. The load-line is set by digitally programming the DC gain of the voltage control-loop-error amplifier (A2). This gain, in conjunction with the fixed gain of A1 and the internal RDES resistor value, determines the commanded current to the current loop for a given output-voltage error (VID - VOUT). By adding an integrator after the A2 amplifier, load-line droop is disabled.

#### **Integrated 1.8V Regulator**

The controller device features an integrated 1.8V switching regulator that provides the bias current to the controller and the smart power-stage devices. This regulator enables efficient power conversion from the 3.3V supply at both high-load and low-load currents by operating in DCM mode and using constant on-time control with input and output feed forward.

When  $V_{DD1P8}$  is lower than the 1.8V reference, a fixed high-side PWM-on signal is initiated to turn on the high-side FET. This allows current to flow from the input through the inductor to the output-filter capacitor and load. When the fixed-on-time ends, the high-side FET is turned off, and the low-side FET is turned on briefly to

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

ramp the inductor current to zero. Both high- and low-side FETs then remain off until  $V_{DD1P8}$  drops below 1.8V. In order to achieve a simple average output current limiting protection, this regulator only allows the high-side FET to turn on when the inductor current has reached zero. The maximum average current can be calculated using the Equation 1. Soft-start is also guaranteed by the fixed on-time topology and inherent current limiting, while peak current limit is modulated by input and output feed-forward.

#### **Equation 1**

$$I_{VX}MAX(DC) = \frac{(V_{DD3P3} - V_{DD1P8}) \times t_{ON}}{2L}$$

The fixed on-time is preconfigured by the PROG scenario, but can be adjusted through PMBus register 0xD6[7:6]. The recommended fixed on-time setting is  $1.15\mu$ s, while the recommended inductor value is  $1.5\mu$ H.

The 1.8V regulator requires minimum external components: only an output inductor, two  $22\mu$ F MLCC output capacitors and two input capacitors. No external compensation network or semiconductors are needed. To use an external 1.8V bias, the 1.8V regulator can be disabled by connecting VX to V<sub>DD3P3</sub> through a 100 $\Omega$  resistor.

#### **Input-Power Sensor**

The MAX16602 features an integrated input-power sensor that simplifies the VR13.HC solution. A low-resistance external current-sense resistor reduces power loss while providing good current-sense accuracy. Alternatively, a current-monitor signal from a current-sense amplifier can be used. The input voltage is sensed at the V<sub>IN</sub> input (pin 35). Input current and input-voltage telemetry can be read back through PMBus. Input-power telemetry can be read back using PMBus or SVID.

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

### **Input-Current Sensor**

Figure 2 shows the difference in configuration when using an input-sense resistor or an integrated protection IC with a current-sense amplifier.

#### Using an Input-Sense Resistor

Calculate the input-sense resistor value using the desired maximum input current and the maximum full-scale voltage.

#### Equation 2:

IIN\_RSENSE =  $\Delta V_{PROT_IN_MAX}/I_{IN_MAX}$ 

Select the IIN\_RSENSE value using the GUI or PMBus register 0xD4[15:13].  $\Delta V_{PROT_IN\_MAX}$  is 50mV or 100mV based on the IIN\_RSENSE selection.

#### Using an Input Current-Sense Amplifier

Select the input current-sense amp option under the IIN\_RSENSE selection in the GUI or at PMBus register 0xD4[15:13]. Program IIN\_MAX\_FS at 0xDE[6:0] with the full-scale input-current value. Select the external components to give a full-scale voltage of 200mV across the SNS\_IIN\_P to SNS\_IIN\_N inputs at the IIN\_MAX\_FS current level.

#### Equation 3:

IIN\_MAX\_FS x R<sub>SENSE</sub> = 200mV / Current\_Sense\_Gain

where Current\_Sense\_Gain is the product of currentsense amplifier gain (e.g., 12.5V/V for MAX40010L) and resistor-divider gain. The input  $R_{SENSE}$  is determined based on the maximum input current, and the input current signal recommended by the selected current-sense amplifier. This maximizes the full load accuracy.

### System Startup

When AV<sub>DD1P8</sub> (pin 3), DVDD1P8 (pin 5), and V<sub>DD3P3</sub> (pin 18) rise above their respective undervoltage-lockout thresholds, the MAX16602 is enabled and begins the initialization procedure, which is completed in ~800 $\mu$ s. Programming and configuration resistors are checked for valid values and decoded, and CORE\_SENSE\_P and VSA\_SENSE\_P pins are checked for opens. If no controller faults are found, when V<sub>IN</sub> (pin 35) and SNS\_P\_BIAS (pin 38) are above their respective undervoltage lockout thresholds, the system is ready to respond to the hardware enable (OEN) signal. After OEN goes high, the device begins the phase-detection sequence. If no other faults are detected, the output ramp begins after the power-stage detection is completed.

Once the hardware enable is received, the SVID bus is made active, and the regulator ramps the  $V_{CORE}$  and VSA rails, with the slow ramp rate, to the boot voltage that has been preprogrammed through PROG.




Figure 2. Input Current-Sense Option

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

PWRGD\_CORE and PWRGD\_VSA signals are asserted after the respective outputs have reached the target VID voltages. If an output is set for no boot voltage, the regulation begins only after a valid SetVID command is received. See Figure 3 for a non-zero  $V_{BOOT}$  power-up sequence.

After the regulator is disabled by pulling the OEN pin low, the device does not restart for at least 200 $\mu$ s (typ) to guarantee normal startup. In addition, regulation does not begin until (V<sub>CORE\_SENSE\_P</sub> - V<sub>CORE\_SENSE\_N</sub>) < 0.5V for the CORE to start, and (V<sub>VSA\_SENSE\_P</sub> -V<sub>VSA\_SENSE\_N</sub>) < 0.5V for the VSA to start to ensure there is sufficient boost supply for the smart power stages to operate properly.

#### **Constraints for Startup and Shutdown**

The following power-sequencing constraints apply for the MAX16602 controller and supported Maxim smart power stages.

#### Power-Up

There is no sequencing order required between OEN, V<sub>DD1P8</sub>, V<sub>DD3P3</sub>, V<sub>IN</sub> and SNS\_PS\_BIAS. The device starts up only when all conditions are satisfied, the minimum OFF time has elapsed, and (V<sub>CORE\_SENSE\_P</sub> - V<sub>CORE\_SENSE\_N</sub>) < 0.5V and (V<sub>VSA\_SENSE\_P</sub> - V<sub>VSA\_SENSE\_N</sub>) < 0.5V for CORE and VSA, respectively and independently.

#### Power-Down

OEN has a 200ns (typ) deglitch filter, and does not respond to OEN-low signals shorter than that time. OEN must first go low before any other supply starts to ramp down in order to have a controlled ramp-down of the outputs. Once a valid OEN-low signal has been recorded, the regulator does not restart for at least 200µs (typ).

#### **Switching Modes**

The controller device can operate in continuous conduction mode (CCM) with a programmable number of active phases, and also in single-phase discontinuous conduction mode (DCM) according to the power-management settings (e.g., APS) and the SVID commands issued by the CPU.

When DCM is enabled, the switching frequency is directly proportional to the load current. The DCM-offset voltage can be selected by PMBus (dcm\_offset\_core, 0xB3[6]). A lower DCM-offset voltage results in a lower output-voltage ripple, but a higher switching frequency. Typically, lower switching frequency improves efficiency.

#### VID and Ramp Rates

The MAX16602 complies with the VR13.HC specifications for VID values and ramp rates, and provides all required SVID commands, including decay mode. Slow and fast ramp rates are specified in the *Electrical Characteristics* table.




Figure 3. V<sub>CORE</sub> and V<sub>SA</sub> Startup Sequence

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

### **Power States**

The device supports PS0, PS1, PS2, and PS3 commands for CORE and VSA.

### Autonomous Phase Shedding (APS)

The MAX16602 allows autonomous phase-shedding (APS) control of the number of active phases to maximize the efficiency of the regulator. With APS\_PS0 enabled, the number of active phases is controlled by the load current with no external commands, and can be as low as the minimum allowed by the APS\_PS1 and Auto\_DCM settings. If APS\_PS1 is disabled, the regulator operates in CCM with at least two phases, unless a SetPS2 command is issued by the CPU. If Auto\_DCM is enabled, the regulator operates in single-phase DCM at light loads if the APS settings or SetPS issued by the CPU allow single-phase operation.

The APS feature uses two sets of thresholds:

- APS\_Slow thresholds are used to make phaseshedding decisions.
- APS\_Fast thresholds are used to make phaseadding decisions.

The device rapidly enables all phases when the increasing load current crosses the APS\_Fast threshold. The controller sheds phases if the digitized output current remains below the APS\_Slow threshold for at least 200µs for the initial phase-count change. Subsequent phaseshedding decisions occur with a 20µs delay. The APS\_Fast and APS\_Slow thresholds are preset according to the PROG scenario, but can be adjusted using PMBus.

Switching frequency is increased during each phase transition, and a positive offset is added during phase addition to keep the output voltage within specifications.

### Table 1. Operation Modes in Applicable Power States

APS MODE SETTING	STATE	OPERATING MODE
Enabled		Phase shed down according to the load conditions and to the APS_PS1 setting.
APS_PS0	Disabled	Multiphase CCM operation.
Enabled		Phase shed down according to the load conditions and to the Auto_DCM setting.
APS_PS1	Disabled	2-phase CCM operation.
Enabled		1-phase DCM operation at light loads.
Auto_DCM	Disabled	1-phase CCM operation at light loads.




Figure 4. APS State Diagram (8-Phase Configuration Example)

### **Advanced Modulation Scheme (AMS)**

The MAX16602 includes an advanced modulation scheme (AMS) to provide improved transient response. AMS provides significant advantage over conventional PWM schemes. Enabling the AMS feature allows for modulation at both leading and trailing edges. Figure 5 shows the scheme to include leading-edge modulation to the traditional trailing-edge modulation when AMS is enabled in the device. The modulation scheme allows the turn on and off of phases with minimal delay. Depending on load demand, multiple phases can turn on simultaneously when load increases or turned off immediately when load releases. Since the total inductor current increases very quickly, satisfying the load demand, the current drawn from output capacitors is reduced. With AMS enabled, the system closed-loop bandwidth can be extended without phase-margin penalty.

### **Current Steering**

The controller IC architecture includes a current-steering feature that can be used to compensate for different thermal properties of smart power-stage devices. This feature allows the use of differently scaled smart power-stage ICs. Current steering is the method by which a percentage of current can be steered away from any phase, allowing that phase to operate in steady state at a current level different from the other phases. This functionality is configured by changing the phase-current steering percentage (100%, 95%, 90%, or 85%) of each phase in PMBus register 0xB4. The control architecture forces the scaled individual

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

phase-current feedback voltages (%I<sub>PH</sub> x R<sub>PH</sub>) to be equal in steady state. This allows a precise derating of current in any or multiple power stages to achieve better thermal balance by trading off current balance. Equation 4 shows the DC current flowing into a given phase according to the total output current and the steering percentage set for each phase.

#### Equation 4

$$I_{i} = \frac{\frac{1}{\text{Steering\%}_{i}}}{\sum_{i=1}^{N_{\text{PH}}} \frac{1}{\text{Steering\%}_{k}}} \times I_{\text{OUT}}$$

### **Orthogonal Current Rebalancing (OCR)**

The controller device implements an orthogonal currentrebalancing (OCR) feature for enhanced dynamic current sharing, or balancing, between different phase currents. This feature maintains current balance during load transients, even at load frequencies close to VR switching frequency and its harmonics.

Each duty-cycle modulator reference voltage is conditioned by the OCR block to minimize phase imbalance without affecting the total current. OCR operates by including average current information, as well as individual phase currents in the current command for each phase. This prevents each phase current from diverging from the average. R<sub>OCR</sub> is the adjustable OCR gain set through PMBus register 0xB4.




Figure 5. AMS Operation

### **V<sub>CORE</sub> Protection and Monitoring**

The controller IC includes multiple circuits to protect the regulator and monitor the output voltage.

#### Fault Detection at Startup

The MAX16602 performs various fault detections upon exiting  $V_{DD1P8}$  UVLO and after OEN rises.

After exiting V<sub>DD1P8</sub> UVLO, the device performs the following fault checks:

- ISENSE pins short to power-stage AVDD
- Valid ADDR and PROG resistor values
- Positive sense lines open (CORE\_SENSE\_P and VSA\_SENSE\_P)

After OEN rises, the device performs these additional fault checks:

- TSENSE unconnected for populated power stages
- Power-stage phase-control outputs (PWM pins for power-stage detection, population order, and PWM pins shorted on the same power-stage device)
- Power-stage faults

An error is flagged and the regulator does not start if any of the faults are detected. The faults are logged in the STATUS MONITORING register 0xF9.

#### V<sub>CORE</sub> Power Good (PWRGD\_CORE)

The V<sub>CORE</sub> power-good (PWRGD\_CORE) signal is an active-high, open-drain output used to show that V<sub>CORE</sub> has settled at the boot voltage or the last specified SVID command. PWRGD\_CORE goes high after a fixed delay after the end of the startup VID transition (see the *Electrical Characteristics* table). PWRGD\_CORE is not deasserted during VID transitions, but is deasserted if any of the following occur:

- The output voltage drops below the tolerance-band threshold relative to the nominal voltage for any reason.
- Any latching fault is detected.

#### **Overcurrent Protection (OCP)**

The overcurrent-protection (OCP) default level is loaded by the scenario selected by PROG. The overcurrent threshold can be overwritten using PMBus register 0xD3[3:0] by selecting 1 of 10 values. The system overcurrent condition is detected by comparing the voltage across the internal R<sub>DES</sub> resistor with the voltage equivalent to the selected OCP threshold. Negative (sinking) overcurrent protection (NOCP) is either 33% or 16.66% of the positive value with 0xD8[0] = 1, regardless the actual setting of 0xD8[0]. NOCP is set by the selected scenario and can be overwritten through PMBus register 0xD3[4]. VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

The overcurrent protection is based on the instantaneous voltage drop across the internal R<sub>DES</sub>, and a small ripple voltage reflecting the output-voltage ripple can be present. An overcurrent fault is a nonlatching fault and is registered in the fault log if clamping continues for more than 5ms to ensure only periods of continuous overloads are recorded as faults. Depending on scenario programming, the controller can also indicate when the controller OCP clamp is engaged on the OCP\_FLAG pin. An additional warning flag is made available through the SVID Status register, indicating that ICCMAX has been exceeded.

"CCM" and "Hiccup" modes are available for positive OCP. In Hiccup OCP mode, when the OCP threshold is exceeded, the system delivers the programmed OCP current for a 5ms period before shutting down and waits for 45ms before restarting. This cycle continues until the load current drops below the programmed value. In CCM OCP mode, the system delivers the programmed OCP current until the load current drops below the OCP value.

The OCP mode is preconfigured by the PROG scenario, but can be adjusted using PMBus register 0xD2[7].

#### **Overvoltage Protection**

The controller IC includes two separate overvoltageprotection circuits. One compares the delta between the output voltage and the programmed nominal output with the output-OVP threshold (see the *Electrical Characteristics* table). The other compares the output voltage with the umbrella OVP threshold (see the *Electrical Characteristics* table). If either is tripped, an OVP fault is registered, OVP is asserted (not FAULT), and PWRGD\_ CORE and PWRGD\_VSA are deasserted and regulation halted. OVP faults can only be cleared by toggling the 1.8V or 3.3V supply rails.

#### **Undervoltage Lockout (UVLO)**

The device also includes undervoltage-lockout (UVLO) circuits on the 1.8V, 3.3V, and V<sub>IN</sub> (i.e., V<sub>DDH</sub>). The UVLO thresholds are defined in the *Electrical Characteristics* table. V<sub>IN</sub> is monitored directly. If a UVLO event is detected on any supply, the system stops regulating.

If the UVLO event is due to the 1.8V or 3.3V rails falling below the undervoltage threshold, then when the respective supply voltage rises above the respective undervoltage threshold, the IC reloads the default settings from PROG or the last user scenario, and restarts if OEN is still high. If the UVLO event is due to the V<sub>IN</sub> falling undervoltage threshold, then configuration is not reset, and the IC restarts when V<sub>IN</sub> is valid again as long as OEN is still high.

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

### Power-Stage Temperature Warning (VR\_HOT)

Power-stage temperature warning (VR\_HOT) is an opendrain, active-low output that asserts when the temperature of any power stage reaches the threshold programmed in the scenario. VR\_HOT is intended as a warning for the CPU to take action, and the system continues to regulate normally. The VR\_HOT threshold is fixed at +105°C.

Smart power stages have additional thermal protection designed to protect the power device. These protection features are designed not to interfere with the warning and protection features in the controller. See the respective power-stage data sheet for details.

### Fault Indicator Output (FAULT)

The fault indicator output (FAULT) is an open-drain, active-low output that asserts when a major fault is detected. During initialization, it is asserted if a resistor or node is found out of range or open, as described in the *Fault Detection at Startup* section. When the system is regulating, the smart power-stage faults are monitored continuously and are reported using the controller FAULT. See Table 2 and Table 3.

The IC shuts down and pulls  $\overline{FAULT}$  low immediately when any V<sub>CORE</sub> TSENSE or TSENSE\_VSA pin goes low during regulation.  $\overline{FAULT}$  remains latched low and can be cleared only by cycling V<sub>DD1P8</sub> or V<sub>DD3P3</sub>.

PROTECTION FEATURE	OUTPUT SIGNAL(S) SHOWING FAULT	SYSTEM SHUTDOWN	SYSTEM LATCHED OFF	LOGGED IN FAULT LOG
Configuration Resistors Out of Range Detected at Startup	FAULT	System does not start	N/A	Yes
V <sub>CORE</sub> Average-Output OCP (Hiccup)	PWRGD_CORE (if output drops below threshold) OCP_FLAG (if enabled)	Yes. Restart after 45ms	No	Yes (after 5ms)
V <sub>CORE</sub> Average-Output OCP (CCM)	PWRGD_CORE (if output drops below threshold) OCP_FLAG (if enabled)	No	No	Yes (after 5ms)
VSA Average-Output OCP	PWRGD_VSA (if output drops below threshold)	Yes	Yes	Yes, if PWRGD_VSA deasserts
12V UVLO	PWRGD (when output drops below threshold)	Yes	No	Yes
Umbrella OVP, V <sub>CORE</sub> , and VSA Rails	OVP, PWRGD_CORE, PWRGD_VSA	Yes	Yes	Yes
Output OVP, V <sub>CORE</sub> , and VSA Rails	OVP, PWRGD_CORE, PWRGD_VSA	Yes	Yes	Yes
Output Undervoltage	PWRGD_CORE or PWRGD_VSA	No	No	No
V <sub>DD1P8</sub> UVLO (1.8V)		Yes	No	No
V <sub>DD3P3</sub> UVLO (3.3V)		Yes	No	No
Overtemperature Warning	VR_HOT	No	No	No
Overtemperature Fault	FAULT	Yes	Yes	Yes
SNS_PS_BIAS Undervoltage		Yes	No	No

### Table 2. Effects of Controller Faults During Regulation or Startup

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

### Table 3. Effects of Power-Stage Faults During Regulation or Startup

POWER-STAGE FAULT	OUTPUT SIGNAL SHOWING FAULT	SYSTEM SHUTDOWN	SYSTEM LATCHED OFF	LOGGED IN FAULT LOG
Power-Stage Detection Faults at Startup (Power-Stage Population: PWM Open; PWM Shorted on Same Power-Stage; ISENSE Shorted to $V_{DD}$ ; TSENSE Unconnected on Populated Power Stage)	FAULT (active-low)	System does not start	N/A	Yes
Power-Stage Faults at Startup	FAULT (active-low)	System does not start	N/A	Yes
Power-Stage Cycle-by-Cycle Clamp OCP (Sinking or Sourcing Current)	None	No	No	No
Power-Stage Cycle-by-Cycle Shutdown OCP (Sinking or Sourcing Current)	FAULT (active-low)	Yes	Yes	Yes
Power-Stage OTP Shutdown	FAULT (active-low)	Yes	Yes	Yes
Power-Stage Boost UVLO (Undervoltage Lockout on Boost Supply)	FAULT (active-low)	Yes	Yes	Yes
Power-Stage VX Short-to-Ground or V <sub>DDH</sub>	FAULT (active-low)	Yes	Yes	Yes
Power-Stage V <sub>DDH</sub> OVLO	FAULT (active-low)	Yes	Yes	Yes
Power-Stage V <sub>DDH</sub> UVLO	None	Yes	No	Yes
Power-Stage V <sub>DD</sub> UVLO	None	Yes	No	Yes

### **VSA Operation**

#### **VSA Control Architecture**

The VSA control architecture is a simplified version of that used for V<sub>CORE</sub> without droop, as shown in <u>Figure 6</u>. Sixteen options for the ramp rate and two switching frequency settings are provided; these are preconfigured by the PROG scenario, but can be adjusted using PMBus registers.

#### **VSA Output Operation**

#### **VSA Startup**

VSA startup operation is described in the  $\mathsf{V}_{\mathsf{CORE}}$  section.

#### **VSA Power States**

The VSA rail supports the PS0, PS2, PS3, and decay power states.

#### **DCM** Operation

A programmable control-loop offset is included in the VSA circuit that functions in the same manner as the VCORE. The offset is preconfigured by the PROG scenario, but can be adjusted using PMBus register 0xB3[6].

#### VSA Scenario Programmable Parameters

Switching frequency and boot voltage are some of the parameters that are preconfigured by the PROG scenario.

### **VSA Protection and Monitoring**

#### **VSA Power Good**

The VSA output has an independent power-good signal that operates in the same manner as that for  $V_{CORE}$ .

### **VSA Overcurrent Protection**

The VSA overcurrent protection employs a peak current cycle-by-cycle clamp. The clamp is activated by comparing the voltage across  $R_{PH}$  VSA with a reference threshold.

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

When a positive, or sourcing, OCP is detected, PWM\_VSA is held low until the next switching cycle (assuming the OCP condition has disappeared). Negative, or sinking, overcurrent protection is also provided. When negative OCP is detected, PWM\_VSA is driven high for a constant on-time.

#### Equation 5:

$$I_{LPK} = \frac{(V_{IN} - V_{OUT})x(t_{D\_COMP} + t_{D\_PS})}{L} + I_{POCP\_VSA}$$

where:

tD COMP is the current comparator delay

tD PS is the power-stage PWM-to-VX delay

and IPOCP VSA is from Electrical Characteristics

The negative OCP threshold is typically lower (in absolute value) than the programmed setting. See Equation 6 to calculate the expected OCP threshold according to the design parameters.

#### Equation 6:

$$NOCP = \frac{-25mV - Mod_{RR} \times \left(\frac{V_{OUT}}{V_{IN}} \times t_{SW} - t_{1}\right)}{R_{PH}} \times K_{I} - \frac{V_{IN} - V_{OUT}}{L} \times \left(\frac{V_{OUT}}{V_{IN}} \times t_{SW} - t_{2}\right) + \frac{V_{IN} - V_{OUT}}{2L} \times \frac{V_{IN} - V_{OUT}}{V_{IN}} \times t_{SW}$$

where:




Figure 6. VSA Control Loop

### **VSA Overvoltage Protection**

The VSA output has two OVP circuits, one that tracks the nominal voltage and another that uses a fixed umbrella OVP. The OVP operation is the same as described for  $V_{CORE}$ .

### **Design Procedure**

#### **Determining the Optimum Number of Phases**

The value of ICCMAX is selected based on the choice of CPU. The ICCMAX and OCP registers are programmed by the scenario. OCP is generally set 20% higher than ICCMAX. Based on the load-current requirements and the area available, the smart power stage to be used and the desired performance versus cost determines the number of phases required. Efficiency curves and current ratings shown on the smart power-stage data sheets can be used for this purpose.

#### **Phase Population Order**

Care must be taken when configuring the MAX16602 for a particular phase count. For a given phase count, specific phase positions must be populated while the others must be deactivated. Phases are deactivated by connecting a 1k $\Omega$  resistor between the device's phase-control (PWM) pins of the inactive phases and ground. The TSENSE and ISENSE pins for unused phases must be left unconnected. Table 4 defines the population positions and the respective firing sequence.

#### **Output Capacitance Calculation**

One criterion for determining the value of the output capacitance ( $C_{OUT}$ ) is based on the maximum allow-

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

able overshoot ( $V_{OV\_MAX}$ ) during unloading transients. Equation 7 provides the minimum value of output capacitance required to meet a given overshoot specification.

Equation 7:

$$\Delta Q_{OFF\_LOAD} = \frac{I_{STEP}^2}{2} \times \left( \frac{L_{OUT}}{V_{OUT}} \frac{1}{N_{PH}} - \frac{1}{SLEW\_RATE} \right)$$
$$\Rightarrow C_{OUT} > \frac{\Delta Q_{OFF\_LOAD}}{I_{STEP} \times R_{LL} + V_{OV} MAX}$$

In other cases the minimum  $C_{OUT}$  requirement can be driven by the maximum bandwidth achievable by the voltage regulator (see Equation 8).

**Equation 8:** 

$$F_{C_VOLTAGE\_LOOP} = \frac{1}{2 \times \pi \times R_{LL} \times C_{OUT}}$$
$$\Rightarrow C_{OUT} > \frac{1}{2 \times \pi \times R_{LL} \times (0.4 \times f_{SW})}$$

Consider a 6-phase design example in which the allowable overshoot is the limiting factor. If the system has 100nH of inductance per phase, a 1.7V output, a maximum current step of 200A, and the maximum allowable overshoot of 50mV, then the minimum  $C_{OUT}$  theoretically required is ~750µF. The F<sub>C\_VOLTAGE\_LOOP</sub> condition requires ~900µF. and is the determining factor. Selecting a slightly higher value gives a good design margin against component variation and effective capacitance loss due to bias voltage.

NUMBER OF POPULATED PHASES	POWER-STAGE PAIR POSITIONS TO BE POPULATED BY LAYOUT	FIRING SEQUENCE
2	2, 1	2, 1
3	3, 1, 2	2, 1, 3
4	3, 4, 2, 1	2, 4, 1, 3
5	3, 4, 2, 1, 0	2, 4, 1, 0, 3
6	3, 4, 2, 1, 5, 0	2, 5, 4, 1, 0, 3
7	3, 4, 2, 1, 0, 5, 6	2, 5, 4, 6, 1, 0, 3
8	3, 4, 2, 1, 5, 0, 6, 7	2, 5, 4, 6, 1, 0, 3, 7

### Table 4. Phase Population and PWM\* Firing Sequence

\*Defined by PWMx pin name (e.g., position 2 driven by PWM2).

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

#### **Configuration Resistor-Value Selection**

System operating parameters are set using configuration resistors. ADDR selects the SVID and PMBus address, while PROG selects the preconfigured scenario. The correct resistor value and parameters programmed by each resistor are shown in <u>Table 5</u>. Configuration parameters can be programmed over PMBus while OEN is low. These settings are not reset on any subsequent OEN toggle.

### **Design Procedure for Digital Parameters**

Unlike previous-generation controllers, the MAX16602 integrates all the control-loop components that were previously externally mounted. The following parameters are now digitally selected:

### **VCORE** Regulator

- Switching frequency (300kHz to 857kHz)
- Load-line (0.105mΩ to 0.979mΩ). See <u>Table 6</u> for details on range and steps.
- System OCP (30A to 695A). See Table 7 for details.
- APS fast and slow thresholds

- Modulator ramp rate (0.4V/µs to 1.9V/µs, 0.1V/µs LSB)
- AMS ramp rate (0.125V/µs to 1.0625V/µs, 0.0625V/µs LSB)
- Current-loop zero (8.4kHz to 45.5kHz)
- Voltage-loop zero (9.6kHz to 159.2kHz (No-droop configuration only)
- Rp (195 $\Omega$  to 3770 $\Omega$ , 65 $\Omega$  LSB lower range to 162.5 $\Omega$  LSB upper range)
- R<sub>OCR</sub> (1.5kΩ to 17kΩ, 500Ω LSB)

#### **VSA Regulator**

- Switching frequency (660kHz or 800kHz)
- Modulator ramp rate (0.4V/µs to 1.9V/µs, 0.1V/µs LSB)
- Control-loop zero (8.4kHz to 45.5kHz)
- R<sub>P</sub> (1.04kΩ to 5.07kΩ, 130Ω LSB)

The parameters listed above are preconfigured by the PROG scenario, but can be adjusted through the PMBus interface. The default scenarios contain the optimized settings for several standard CPUs, and should work as is, or only with minor adjustments.

ADDR 1% RESISTOR (kΩ)	CODE	SVID ADDRESS (CORE/VSA)	PMBus LSB ADDRESS (CORE/VSA)	PROG 1% RESISTOR (kΩ)	CODE	SCENARIO
1.78	0	0/1	0/1	1.78	0	0
2.37	1	0/1	1/2	2.37	1	1
3.16	2	0/1	2/3	3.16	2	2
4.22	3	0/1	3/4	4.22	3	3
5.62	4	0/1	4/5	5.62	4	4
7.5	5	0/1	5/6	7.5	5	5
9.76	6	0/1	6/7	9.76	6	6
13	7	0/1	7/8	13	7	7
17.4	8	2/3	8/9	17.4	8	8
23.2	9	2/3	9/10	23.2	9	9
30.9	10	2/3	10/11	30.9	10	10
41.2	11	2/3	11/12	41.2	11	11
54.9	12	2/3	12/13	54.9	12	12
73.2	13	2/3	13/14	73.2	13	13
97.6	14	2/3	14/15	97.6	14	14
127	15	2/3	0/1	127	15	15

**Note:** The PMBus MSB address is either 110 or 101 depending on the scenario setting. The MSB\_PMBus bit (0xDE[7]) can be used to override and select an MSB of 110 or 101.

### Table 5. ADDR and PROG Tables

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

LOW_RDES 0xD3[7]	VR13_LL 0xD8[1]	A2_HI_GAIN 0xD8[5]	R <sub>DES</sub> (Ω)	DCLL_LSB (μΩ)	DCLL_MIN (mΩ)	DCLL_MAX (mΩ)
0	0	0	92	5.750	0.397	0.753
0	0	1	92	1.917	0.132	0.251
0	1	0	92	7.475	0.516	0.979
0	1	1	92	2.492	0.172	0.326
1	0	0	73.25	4.578	0.316	0.600
1	0	1	73.25	1.526	0.105	0.200
1	1	0	73.25	5.952	0.411	0.780
1	1	1	73.25	1.984	0.137	0.260

### Table 6. Load-Line Range and Resolution

**Note:** low\_rdes should be kept at 0. For applications that require low\_rdes = 1, consider using the MAX16601.

### Table 7. System Overcurrent Limit

ocp_hc 0xD8[0]	ocp_th 0xD3[3:0]	1-PH CONFIG	2-PH CONFIG	3-PH CONFIG	4-PH CONFIG	5-PH CONFIG	6-PH CONFIG	7-PH CONFIG	8-PH CONFIG
0	0000	28	55	83	110	138	165	193	221
0	0001	30	61	91	121	152	182	212	243
0	0010	33	66	99	132	166	199	232	265
0	0011	36	72	108	143	179	215	251	287
0	0100	39	77	116	154	193	232	270	309
0	0101	41	83	124	166	207	248	290	331
0	0110	44	88	132	177	221	265	265	265
0	0111	47	94	141	188	235	281	281	281
0	1000	50	99	149	199	248	298	298	298
0	1001	52	105	157	210	262	315	315	315
0	1010	55	110	166	221	276	331	331	331
0	1011	58	116	174	232	290	348	348	348
1	0000	55	110	165	221	276	331	386	441
1	0001	61	121	182	243	303	364	425	485
1	0010	66	132	199	265	331	397	463	530
1	0011	72	143	215	287	359	430	502	574
1	0100	77	154	232	309	386	463	541	618
1	0101	83	166	248	331	414	497	579	662
1	0110	88	177	265	353	441	530	530	530
1	0111	94	188	281	375	469	563	563	563
1	1000	99	199	298	397	497	596	596	596
1	1001	105	210	315	419	524	629	629	629
1	1010	110	221	331	441	552	662	662	662
1	1011	116	232	348	464	579	695	695	695

**Note:** Setting PMBus Command 200K\_C\_REPORT (0xD9[7]) to 1 doubles the supported current in the above table. This requires having two power stages in parallel with  $5\mu$ A/A current-sense gain.

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

ocp_hc D8[0]	ocp_th D3[3:0]	1-PH CONFIG	2-PH CONFIG	3-PH CONFIG	4-PH CONFIG	5-PH CONFIG	6-PH CONFIG	7-PH CONFIG	8-PH CONFIG
0	0000	28	55	83	110	138	165	193	221
0	0001	30	61	91	121	152	182	212	243
0	0010	33	66	99	132	166	199	232	265
0	0011	36	72	108	143	179	215	251	N/S
0	0100	39	77	116	154	193	232	270	N/S
0	0101	41	83	124	166	207	248	N/S	N/S
0	0110	44	88	132	177	221	265	265	265
0	0111	47	94	141	188	235	N/S	N/S	N/S
0	1000	50	99	149	199	248	N/S	N/S	N/S
0	1001	52	105	157	210	262	N/S	N/S	N/S
0	1010	55	110	166	221	276	N/S	N/S	N/S
0	1011	58	116	174	232	N/S	N/S	N/S	N/S
1	0000	55	110	165	221	276	331	386	441
1	0001	61	121	182	243	303	364	425	485
1	0010	66	132	199	265	331	397	463	530
1	0011	72	143	215	287	359	430	502	N/S
1	0100	77	154	232	309	386	463	541	N/S
1	0101	83	166	248	331	414	497	N/S	N/S
1	0110	88	177	265	353	441	530	530	530
1	0111	94	188	281	375	469	N/S	N/S	N/S
1	1000	99	199	298	397	497	N/S	N/S	N/S
1	1001	105	210	315	419	524	N/S	N/S	N/S
1	1010	110	221	331	441	552	N/S	N/S	N/S
1	1011	116	232	348	464	N/S	N/S	N/S	N/S

### Table 8. System Overcurrent Limit, $R_{DES} = 73\Omega$

N/S: Not Supported. Current limit exceeds common-mode range.

**Note:** Setting PMBus Command 200K\_C\_REPORT (0xD9[7]) to 1 doubles the supported current in the above table. This requires using two power stages in parallel with  $5\mu$ A/A current-sense gain.

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

SCENARIO #	PROJECT	IC REVISION
0	Test Scenario	MAX16602
1	Xilinx <sup>®</sup> Versal, 8 x MAX20778, 200A <sub>MAX</sub>	_
2	Reserved	MAX16602
3	Reserved	MAX16602
4	Reserved	MAX16602
5	Reserved	MAX16602
6	_	—
7	—	—
8	8 x MAX20780, 0.85V, 320A <sub>MAX</sub>	MAX16602
9	Broadcom <sup>®</sup> , 12 x MAX20780, 529A <sub>MAX</sub>	MAX16602
10	12 x MAX20779, 460A <sub>MAX</sub> Project	MAX16602
11	_	—
12	Reserved	MAX16602
13	8 x MAX20778, 0.9V, 320A <sub>MAX</sub>	MAX16602
14	3 x MAX20778, 0.9V Project	MAX16602
15	8 x MAX20778, 0.9V Project	MAX16602

### Table 9. MAX16602x Application Scenarios

Note: Newer revisions are backwards compatible—include previous scenarios.

### **PMBus Interface Overview**

The MAX16602 controller IC includes a serial bus (PMBus) that supports advanced regulator monitoring and control capabilities. The PMBus interface supports a subset of the SMBus 3.1 specification. More information about this specification can be found at <u>www.smbus.org</u>. The following SMBus 3.1 features are supported (appropriate specification section numbers in parenthesis):

- Static SMBus address programming with one external resistor
- Compliant with high-power SMBus DC specifications (3.1.3)
- Supports SMBus protocols:
  - Write byte/word (5.5.4)
  - Read byte/word (5.5.5)
  - Send byte (5.5.2)
  - Receive byte (5.5.3)
  - Packet-error checking mechanism support (5.4)
  - PMBALERT# signal through PMBUS\_A pin
- No support for Address Resolution Protocol (5.6)
- PMBus power-stage support only (different from Maxim smart power stages, such as the MAX20778)

Broadcom is a registered trademark of Avago Technologies. Xilinx is a registered trademark of Xilinx, Inc.

### **Monitoring Functions**

The following monitoring information is available using the MAX16602 PMBus interface.

#### System Level

- System fault log (saves up to five system faults in chronological order; fault log must be cleared before other faults are logged)
- SVID log (saves the last five SVID commands and payload in chronological order and an elapsed time counter)
- Parameters programmed using PROG configuration resistors
- Overtemperature threshold
- Manufacturer module ID
- Manufacturer module part number
- Device ID
- Device revision
- Input voltage

### VCORE Regulator

- Fault status for each individual power stage
- Regulator status
- Number of Maxim smart power-stage devices
- VID code (set through SVID or PMBus)
- Single-byte peak current
- Dual-byte output current
- Dual-byte output voltage
- Phase output current
- Phase input current
- Input current
- Input power
- Temperature of the hottest power stage
- Phase temperature
- Maximum voltage code (set through SVID or PMBus)
- VID offset (set through SVID or PMBus)

#### **VSA Regulator**

- VSA regulator status
- VID code (set through SVID or PMBus)
- Maximum voltage code (set through SVID or PMBus)
- VID offset (set through SVID or PMBus)
- VSA power-stage fault status
- Temperature monitoring

### **Storing User Configuration**

User configurations are programmed in nonvolatile memory (NVM). MTP-programmable NVM allows for 8 field modifications. NVM programming should be done at room temperature to guarantee proper programming of the memory. Follow the steps below when programming the NVM:

- 1) Apply bias voltage and keep OEN low.
- 2) Set all registers to the desired values.
- 3) Disable WRITE\_PROTECT.
- 4) Execute STORE\_USER\_ALL.
- 5) Enable WRITE\_PROTECT if required.

The STORE\_USER\_ALL command instructs the MAX16602 to copy the entire contents of the configuration registers to the matching locations in the nonvolatile User Store memory. Once User Store has been written, the MAX16602 powers up to the latest User Store value. This covers both CORE and VSA registers.

STORE\_USER\_ALL is limited to seven writes. If this command reaches the max count, then the part REJECTs the command.

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

### **Loading Saved Configurations**

Configurations may be saved to a text file using the Maxim GUI or any equivalent method. The configuration text file can be edited to make required changes, and then loaded into back into the same IC or to different ICs. Follow the steps below when loading a configuration text file:

- 1) Apply bias voltage and keep OEN low.
- 2) Disable WRITE\_PROTECT.
- 3) Click the Load from File button in the Maxim GUI.
- 4) Enable WRITE\_PROTECT if required.

Loaded configurations are not permanently saved to NVM until a STORE\_USER\_ALL command is executed.

### **Control Functions**

The following control functions can be overridden using the PMBus interface:

 Parameters programmed using PROG and ADDR configuration resistors except SVID address and PMBus LSB address.

### V<sub>CORE</sub> Regulator

- Output voltage (DAC code setting to program the V<sub>CORE</sub> reference voltage directly or VID code)
- Overclock output voltage
- OEN signal to shut down the V<sub>CORE</sub> regulator. Can also be used to restart the regulator
- Set point setting
- VR\_HOT (power-stage temperature) threshold
- Maximum output voltage
- OCP mode

### **VSA Regulator**

- Output voltage (DAC code setting to program the VSA reference voltage directly or VID code)
- Overclock output voltage
- OEN signal to shutdown the VSA regulator (can also be used to restart the regulator)
- Set point setting
- Maximum output voltage

### **Relevant Specifications**

The MAX16602 meets the following specifications:

- Intel VR13.HC PWM specification, rev 1.7
- Intel SVID protocol specification, rev 1.91
- PMBus specification, rev 1.2

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

# **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE	
MAX16602GGN+	-40°C to +105°C	56 QFN-EP*	
MAX16602GGN+T	-40°C to +105°C	56 QFN-EP*	

+Denotes a lead(Pb)-free/RoHS-compliant package. \*EP = Exposed pad. T = Tape and reel.

# VR13.HC and AI Cores Dual-Output Voltage Regulator Chipset

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	8/19	Initial release	_
1	4/20	Updated Benefits and Features, Pin Configuration, Pin Description, Typical Application Circuit, VCORE Operation, Figure 3, VCORE Protection and Monitoring; fixed typos and errors in Electrical Characteristics; updated tables 2, 3, 6, 7, and 8; added table before Table 8	1, 3, 4, 5, 7, 14, 16, 18, 23, 24, 28, 29, 33, 34

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Switching Voltage Regulators category:

Click to view products by Analog Devices manufacturer:

Other Similar products are found below :

FAN53610AUC33XFAN53611AUC123XEN6310QA160215R3KE177614FAN53611AUC12XMAX809TTRNCV891234MW50R2GAST1S31PURNCP81203PMNTXGNCP81208MNTXGPCA9412AUKZNCP81109GMNTXGNCP3235MNTXGNCP81109JMNTXGNCP81241MNTXGNTE7223NTE7222NTE7224L6986FTRMPQ4481GU-AEC1-PMP8756GD-PMPQ2171GJ-PMPQ2171GJ-AEC1-PNJW4153U2-A-TE2MP2171GJ-PMP28160GC-ZXDPE132G5CG000XUMA1LM60440AQRPKRQ1MP5461GC-PIW673-20NCV896530MWATXGMPQ4409GQBE-AEC1-PS-19903DA-A8T1U7S-19903CA-A6T8U7S-19902BA-A6T8U7S-19902BA-A6T8U7S-19902CA-A6T8U7S-19902AA-A6T8U7S-19903AA-A6T8U7S-19902AA-S8T1U7S-19902BA-A8T1U7AU8310LMR23615QDRRRQ1LMR33630APAQRNXRQ1LMR33630APCQRNXRQ1LMR36503R5RPERLMR36503RFRPERLMR36503RS3QRPERQ1