

Evaluation Kit Available


Design Resources


Tools and Models


Support

Click here to ask an associate for production status of specific part numbers.

## 60V, 100mA, Ultra-Small, High-Efficiency, Synchronous Step-Down DC-DC Converter with $22 \mu \mathrm{~A}$ No-Load Supply Current

## General Description

The Himalaya series of voltage regulator ICs, power modules, and chargers enable cooler, smaller, and simpler power-supply solutions. The MAX17552/ MAX17552A/MAX17552B high-efficiency, high-voltage, Himalaya synchronous step-down DC-DC converters with integrated MOSFETs operate over a 4 V to 60 V input voltage range. The converters can deliver output current up to 100 mA at output voltages of 0.8 V to $0.9 \times \mathrm{V}_{\mathrm{IN}}$. The output voltage is accurate to within $\pm 1.75 \%$ over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range.
The devices employ a peak-current-mode control architecture with a MODE pin that can be used to operate the device in pulse-width modulation (PWM) or pulsefrequency modulation (PFM) control schemes. PWM operation provides constant frequency operation at all loads and is useful in applications sensitive to variable switching frequency. PFM operation disables negative inductor current and additionally skips pulses at light loads for high efficiency. The converters consume only $22 \mu \mathrm{~A}$ of no-load supply current in PFM mode. The lowresistance, on-chip MOSFETs ensure high efficiency at full load and simplify PCB layout.
The devices offer programmable switching frequency to optimize solution size and efficiency. Programmable soft-start allows the user to reduce the inrush currents. During overload, the MAX17552 implements a hysteretic cycle-by-cycle peak-current-limit protection scheme, while the MAX17552A/MAX17552B implements a HICCUP-type overload protection scheme to protect the inductor and the internal FETs. An EN/UVLO pin allows the user to turn on/off the device at the desired input-voltage level. An open-drain RESET pin allows output-voltage monitoring. The devices operate over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ industrial temperature range and is available in a compact 10-pin ( $3 \mathrm{~mm} \times 2 \mathrm{~mm}$ ) TDFN/TDFN-CU and 10-pin ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) $\mu M A X{ }^{\circledR}$ packages. Simulation models are available.

## Benefits and Features

- Eliminates External Components and Reduces Total Cost
- No Schottky-Synchronous Operation for High Efficiency and Reduced Cost
- Internal Compensation
- Fixed Internal 5.1 ms or Programmable Soft-Start
- All-Ceramic Capacitors, Ultra-Compact Layout
- Reduces Number of DC-DC Regulators to Stock
- Wide 4 V to 60 V Input Voltage Range
- Adjustable 0.8 V to $0.9 \times \mathrm{V}_{\mathrm{IN}}$ Output Voltages
- Delivers Up to 100 mA Load Current
- 100 kHz to 2.2 MHz Adjustable Switching Frequency Range with External Clock Synchronization
- Configurable Between PFM and Forced-PWM Modes
- Reduces Power Dissipation
- $22 \mu \mathrm{~A}$ No Load Supply Current
- Peak Efficiency > $90 \%$
- PFM Feature for High Light-Load Efficiency
- $1.2 \mu \mathrm{~A}$ (typ) Shutdown Current
- Operates Reliably in Adverse Industrial Environments
- Peak Current-Limit Protection
- Built-In Output-Voltage Monitoring with Open-Drain RESET Pin
- Programmable EN/UVLO Threshold
- Complies with CISPR32 (EN55032) Class B Conducted and Radiated Emissions
- Monotonic Startup into Prebiased Output
- Overtemperature Protection
- Wide $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Ambient Operating Temperature Range $/-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Junction Temperature Range


## Applications

- Industrial Sensors and Process Control
- 4mA-20mA Current-Loop Powered Sensors
- High-Voltage LDO Replacement
- Battery-Powered Equipment
- HVAC and Building Control
- General-Purpose Point of Load


## Ordering Information appears at end of data sheet.

$\mu M A X$ is a registered trademark of Maxim Integrated Products, Inc.

19-6903; Rev 7; 7/21
© 2021 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2021 Analog Devices, Inc. All rights reserved.

Absolute Maximum Ratings (Note 1)

|  |  |
| :---: | :---: |
| LX to GND...............................................-0.3V to IN +0.3V |  |
| RT/SYNC, SS, FB, MODE to GND ......................-0.3V to +6V |  |
| LX Total RMS Cu | A |
| Output Short-Circuit Du | ntinuou |

Junction Temperature..................................................... $+150^{\circ} \mathrm{C}$ Storage Temperature Range ............................ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ................................. $+300^{\circ} \mathrm{C}$
Soldering Temperature (reflow)....................................... $+260^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 1: Junction temperature greater than $+125^{\circ} \mathrm{C}$ degrades operating lifetimes.

## Package Information

| PACKAGE TYPE: 10 TDFN |  |
| :--- | :--- |
| Package Code | $\mathrm{T} 1032 \mathrm{~N}+1$ |
| Outline Number | $\underline{21-0429}$ |
| Land Pattern Number | $\underline{90-0082}$ |
| THERMAL RESISTANCE, FOUR-LAYER BOARD |  |
| Continuous Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$ <br> (derate $14.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\left.+70^{\circ} \mathrm{C}\right)$ | 1188.7 mW |
| Junction to Ambient $\left(\theta_{\mathrm{JA}}\right)$ | $67.3^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to Case $\left(\theta_{\mathrm{JC}}\right)$ | $18.2^{\circ} \mathrm{C} / \mathrm{W}$ |

## PACKAGE TYPE: 10 TDFN-CU

| Package Code | $\mathrm{T} 1032+2 \mathrm{C}$ |
| :--- | :--- |
| Outline Number | $\underline{21-100125}$ |
| Land Pattern Number | $\underline{90-100079}$ |
| THERMAL RESISTANCE, FOUR-LAYER BOARD |  |
| Continuous Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$ <br> (derate $15.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\left.+70^{\circ} \mathrm{C}\right)$ | 1253.9 mW |
| Junction to Ambient $\left(\theta_{\mathrm{JA}}\right)$ | $63.8^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to Case $\left(\theta_{\mathrm{JC}}\right)$ | $11.7^{\circ} \mathrm{C} / \mathrm{W}$ |


| PACKAGE TYPE: $\mathbf{1 0} \boldsymbol{\mu M A X}$ | $\mathrm{U} 10+5$ |
| :--- | :--- |
| Package Code | $\underline{21-0061}$ |
| Outline Number | $\underline{90-0330}$ |
| Land Pattern Number | 707.3 mW |
| THERMAL RESISTANCE, FOUR-LAYER BOARD |  |
| Continuous Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$ <br> (derate $8.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\left.+70^{\circ} \mathrm{C}\right)$ |  |
| Junction to Ambient $\left(\theta_{\mathrm{JA}}\right)$ | $113.1^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to Case $\left(\theta_{\mathrm{JC}}\right)$ | $42^{\circ} \mathrm{C} / \mathrm{W}$ |

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{IN}}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{GND}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{VOUT}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=0.85 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} / \mathrm{UVLO}}=1.5 \mathrm{~V}, \mathrm{RT} / \mathrm{SYNC}=191 \mathrm{k} \Omega, \mathrm{LX}=\mathrm{SS}=\mathrm{MODE}=\overline{\mathrm{RESET}}=\right.$ unconnected; $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. All voltages are referenced to GND, unless otherwise noted) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT SUPPLY (IN) |  |  |  |  |  |  |
| Input Voltage Range | $\mathrm{V}_{\text {IN }}$ |  | 4 |  | 60 | V |
| Input Shutdown Current | IIN-SH | $\mathrm{V}_{\text {EN/UVLO }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 0.67 | 1.2 | 2.25 | $\mu \mathrm{A}$ |
| Input Supply Current | $\mathrm{I}_{\text {Q-PFM }}$ | $\mathrm{V}_{\text {MODE }}=$ unconnected (Note 3) |  | 18 | 32 |  |
|  | $\mathrm{I}_{\mathrm{Q}-\mathrm{PWM}}$ | Normal switching mode, $\mathrm{V}_{\text {IN }}=24 \mathrm{~V}$ | 245 | 525 | 760 |  |
| EXTERNAL BIAS (V) ${ }_{\text {OUT }}$ |  |  |  |  |  |  |
| $V_{\text {OUT }}$ Switchover Threshold |  |  | 2.96 | 3.05 | 3.12 | V |
| ENABLE/UVLO (EN/UVLO) |  |  |  |  |  |  |
| EN/UVLO Threshold | $\mathrm{V}_{\text {ENR }}$ | $\mathrm{V}_{\text {EN/UVLO }}$ rising | 1.2 | 1.25 | 1.3 | V |
|  | $\mathrm{V}_{\text {ENF }}$ | $\mathrm{V}_{\text {EN/UVLO }}$ falling | 1.1 | 1.15 | 1.2 |  |
|  | VEN-TRUESD | $\mathrm{V}_{\text {EN/UVLO }}$ falling, true shutdown |  | 0.7 |  |  |
| EN/UVLO Leakage Current | IEN | $\mathrm{V}_{\text {EN/UVLO }}=1.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -100 |  | +100 | nA |
| POWER MOSFETs |  |  |  |  |  |  |
| High-Side pMOS On-Resistance | $\mathrm{R}_{\text {DS-ONH }}$ | $\mathrm{l}_{\text {LX }}=0.1 \mathrm{~A}$ (sourcing) | 1.5 | 2.7 | 5.1 | $\Omega$ |
| Low-Side nMOS On-Resistance | RDS-ONL | $L_{L X}=0.1 \mathrm{~A}$ (sinking) | 0.8 | 1.4 | 2.6 | $\Omega$ |
| LX Leakage Current | ILX-LKG | $\begin{aligned} & \mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{LX}}=\left(\mathrm{V}_{\mathrm{GND}}+1 \mathrm{~V}\right) \text { to }\left(\mathrm{V}_{\mathrm{IN}}-1 \mathrm{~V}\right) \end{aligned}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| SOFT-START (SS) |  |  |  |  |  |  |
| Soft-Start Time | $t_{\text {S }}$ | SS = unconnected | 4.4 | 5.1 | 5.8 | ms |
| SS Charging Current | ISS |  | 4.7 | 5 | 5.3 | $\mu \mathrm{A}$ |
| FEEDBACK (FB) |  |  |  |  |  |  |
| FB Regulation Voltage | $V_{\text {FB-REG }}$ | MODE = GND | 0.786 | 0.8 | 0.814 | V |
|  |  | MODE = unconnected | 0.786 | 0.812 | 0.826 |  |
| FB Input Leakage Current | $\mathrm{I}_{\text {FB }}$ | $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -100 |  | +100 | nA |
| CURRENT LIMIT |  |  |  |  |  |  |
| Peak Current-Limit Threshold | IPEAK-LIMIT |  | 185 | 210 | 235 | mA |
| Negative Current-Limit Threshold | ISINK-LIMIT | $\mathrm{V}_{\text {MODE }}=\mathrm{GND}$ | 79 | 105 | 130 | mA |
|  |  | $\mathrm{V}_{\text {MODE }}=$ unconnected |  | 0.01 |  |  |
| PFM Current Level | IPFM | $\mathrm{V}_{\text {MODE }}=$ unconnected | 50 | 72 | 90 | mA |
| OSCILLATOR (RT/SYNC) |  |  |  |  |  |  |
| Switching Frequency | fsw | $\mathrm{R}_{\mathrm{RT}}=422 \mathrm{k} \Omega$ | 90 | 100 | 111 | kHz |
|  |  | $\mathrm{R}_{\mathrm{RT}}=191 \mathrm{k} \Omega$ | 205 | 220 | 235 |  |
|  |  | $\mathrm{R}_{\mathrm{RT}}=130 \mathrm{k} \Omega$ | 295 | 319 | 340 |  |
|  |  | $\mathrm{R}_{\mathrm{RT}}=69.8 \mathrm{k} \Omega$ | 540 | 592 | 638 |  |
|  |  | $\mathrm{R}_{\mathrm{RT}}=45.3 \mathrm{k} \Omega$ | 813 | 900 | 973 |  |
|  |  | $\mathrm{R}_{\mathrm{RT}}=19.1 \mathrm{k} \Omega$ | 1.86 | 2.08 | 2.3 | MHz |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{IN}}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{GND}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{VOUT}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=0.85 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} / \mathrm{VVLO}}=1.5 \mathrm{~V}, \mathrm{RT} / \mathrm{SYNC}=191 \mathrm{k} \Omega, \mathrm{LX}=\mathrm{SS}=\mathrm{MODE}=\overline{\mathrm{RESET}}=\right.$ unconnected; $T_{A}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. All voltages are referenced to GND, unless otherwise noted) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Switching Frequency Adjustable Range |  | See the Switching Frequency (RT/ SYNC) section for details | 100 |  | 2200 | kHz |
| SYNC Input Frequency |  |  | 1.1 xfSW |  | 2200 | kHz |
| SYNC Pulse Minimum Off-Time |  |  | 40 |  |  | ns |
| SYNC Rising Threshold | $V_{\text {SYNC-H }}$ |  | 1 | 1.22 | 1.44 | V |
| Hysteresis | $\mathrm{V}_{\text {SYNC-HYS }}$ |  | 0.115 | 0.18 | 0.265 |  |
| Number of SYNC Pulses to Enable Synchronization |  |  | 1 |  |  | Cycles |
| TIMING |  |  |  |  |  |  |
| Minimum On-Time | ton-min |  | 46 | 82 | 128 | ns |
| Maximum Duty Cycle | $\mathrm{D}_{\text {max }}$ | $\begin{aligned} & \mathrm{f}_{S W} \leq 600 \mathrm{kHz}, \\ & \mathrm{~V}_{\mathrm{FB}}=0.98 \times \mathrm{V}_{\mathrm{FB}-\mathrm{REG}} \end{aligned}$ | 90 | 94 | 98 | \% |
|  |  | $\begin{aligned} & \mathrm{f}_{S W}>600 \mathrm{kHz}, \\ & \mathrm{~V}_{\mathrm{FB}}=0.98 \times \mathrm{V}_{\mathrm{FB}-\mathrm{REG}} \end{aligned}$ | 87 | 92 |  |  |
| Hiccup Timeout |  | MAX17552A/MAX17552B |  | 51 |  | ms |
| RESET |  |  |  |  |  |  |
| FB Threshold for RESET Rising | $\mathrm{V}_{\text {FB-OKR }}$ | $\mathrm{V}_{\mathrm{FB}}$ rising | 93 | 95 | 97 | \% |
| FB Threshold for RESET Falling | $\mathrm{V}_{\text {FB-OKF }}$ | $V_{\text {FB }}$ falling | 90 | 92 | 94 | \% |
| $\overline{\text { RESET }}$ Delay after FB Reaches 95\% Regulation |  |  |  | 2.1 |  | ms |
| RESET Output Level Low |  | $1 \overline{I V E S E T}^{\text {R }}=1 \mathrm{~mA}$ |  | 0.23 |  | V |
| RESET Output Leakage Current |  | $\mathrm{V}_{\mathrm{FB}}=1.01 \times \mathrm{V}_{\text {FB-REG }} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |
| MODE |  |  |  |  |  |  |
| MODE PFM Threshold | $\mathrm{V}_{\text {MODE-PFM }}$ |  | 1 | 1.22 | 1.44 | V |
| MODE Hysteresis | $\mathrm{V}_{\text {MODE-HYS }}$ |  |  | 0.19 |  | V |
| MODE Internal Pullup Resistor |  | $V_{\text {MODE }}=$ unconnected (MAX17552) |  | 235 |  | k $\Omega$ |
|  |  | $\mathrm{V}_{\text {MODE }}=$ unconnected <br> (MAX17552A/MAX17552B) | 123 |  |  |  |
|  |  | $\mathrm{V}_{\text {MODE }}=$ GND | 1390 |  |  |  |
| THERMAL SHUTDOWN |  |  |  |  |  |  |
| Thermal-Shutdown Threshold |  | Temperature rising |  | 160 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal-Shutdown Hysteresis |  |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |

Note 2: Limits are $100 \%$ tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.
Note 3: Actual $I_{Q-P F M}$ in the application circuit is higher due to additional current in the output voltage feedback resistor divider. For example, $I_{Q-P F M}(M O D E=$ unconnected $)=26 \mu \mathrm{~A}$ for Figure 6, $22 \mu \mathrm{~A}$ for Figure 7, and $78 \mu \mathrm{~A}$ for Figure 11.

## Typical Operating Characteristics

$\left(\mathrm{V}_{\mathrm{IN}}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{GND}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} / \mathrm{UVLO}}=1.5 \mathrm{~V}, \mathrm{RT} / \mathrm{SYNC}=191 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{IN}}=1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$ unless otherwise noted. $)$









$\left(\mathrm{V}_{\mathrm{IN}}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{GND}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} / \mathrm{UVLO}}=1.5 \mathrm{~V}, \mathrm{RT} / \mathrm{SYNC}=191 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{IN}}=1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$ unless otherwise noted. $)$





Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\mathrm{IN}}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{GND}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} / \mathrm{UVLO}}=1.5 \mathrm{~V}, \mathrm{RT} / \mathrm{SYNC}=191 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{IN}}=1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$ unless otherwise noted. $)$








Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\mathrm{IN}}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{GND}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} / \mathrm{UVLO}}=1.5 \mathrm{~V}, \mathrm{RT} / \mathrm{SYNC}=191 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{IN}}=1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$ unless otherwise noted. $)$


## Synchronous Step-Down DC-DC Converter <br> with $22 \mu \mathrm{~A}$ No-Load Supply Current

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{IN}}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{GND}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} / \mathrm{UVLO}}=1.5 \mathrm{~V}, \mathrm{RT} / \mathrm{SYNC}=191 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{IN}}=1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$ unless otherwise noted. $)$


NO LOAD SWITCHING WAVEFORMS





MAX17552/MAX17552A/
MAX17552B

60V, 100mA, Ultra-Small, High-Efficiency, Synchronous Step-Down DC-DC Converter with $22 \mu \mathrm{~A}$ No-Load Supply Current

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{IN}}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{GND}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} / \mathrm{UVLO}}=1.5 \mathrm{~V}, \mathrm{RT} / \mathrm{SYNC}=191 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{IN}}=1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$ unless otherwise noted. $)$



CONDUCTED EMI CURVE (5V OUTPUT, 100mA LOAD CURRENT)


RADIATED EMI CURVE


## Pin Configuration



## Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | IN | Switching Regulator Input. Connect a X7R $1 \mu$ F ceramic capacitor from IN to GND for bypassing. |
| 2 | EN/UVLO | Active-High, Enable/Undervoltage-Detection Input. Pull EN/UVLO to GND to disable the regulator output. Connect EN/UVLO to IN for always-on operation. Connect a resistor-divider between IN, EN/UVLO, and GND to program the input voltage at which the device is enabled and turns on. |
| 3 | RT/SYNC | Oscillator Timing Resistor Input. Connect a resistor from RT/SYNC to GND to program the switching frequency from 100 kHz to 2.2 MHz . See the Switching Frequency (RT/SYNC) section for details. An external clock can be applied to RT/SYNC through a coupling capacitor to synchronize the internal clock to the external clock frequency. See the External Clock Synchronization section for details. |
| 4 | SS | Soft-Start Capacitor Input. Connect a capacitor from SS to GND to set the soft-start time. Leave SS unconnected for default 5.1 ms internal soft-start. |
| 5 | FB | Output Feedback Connection. Connect FB to a resistor-divider between VOUT and GND to set the output voltage. See the Adjusting the Output Voltage section for details. |
| 6 | VOUT | External Bias Input for Internal Control Circuitry. Decouple to GND with a $0.22 \mu \mathrm{~F}$ capacitor and connect to output capacitor positive terminal with a $22.1 \Omega$ resistor for applications with an output voltage from 3.3 V to 5 V . Connect to GND for output voltages $<3.3 \mathrm{~V}$ and $>5 \mathrm{~V}$. See the External Bias section for details. |
| 7 | RESET |  <br>  FB voltage rises above $95 \%$ of its set value. |
| 8 | MODE | PFM/PWM Mode-Selection Input. Connect MODE to GND to enable the fixed-frequency PWM operation. Leave MODE unconnected for light-load PFM operation. |
| 9 | GND | Ground. Connect GND to the power ground plane. Connect all the circuit ground connections together at a single point. See the PCB Layout Guidelines section. |
| 10 | LX | Inductor Connection. Connect LX to the switching side of the inductor. LX is high impedance when the device is in shutdown. |
| - | EP | Exposed Pad (TDFN/TDFN-CU Only). Connect to the GND pin to the IC. |

MAX17552/MAX17552A/ MAX17552B

60V, 100mA, Ultra-Small, High-Efficiency, Synchronous Step-Down DC-DC Converter with $22 \mu \mathrm{~A}$ No-Load Supply Current

Block Diagram


MAX17552/MAX17552A/ MAX17552B

60V, 100mA, Ultra-Small, High-Efficiency, Synchronous Step-Down DC-DC Converter with $22 \mu \mathrm{~A}$ No-Load Supply Current

## Detailed Description

The MAX17552/MAX17552A/MAX17552B high-efficiency, high-voltage, synchronous step-down DC-DC converters with integrated MOSFETs operate over a 4 V to 60 V input voltage range. The converter can deliver output current up to 100 mA at output voltages of 0.8 V to $0.9 \times \mathrm{V}_{\mathrm{IN}}$. The output voltage is accurate to within $\pm 1.75 \%$ over $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. The converter consumes only $22 \mu \mathrm{~A}$ of supply current in PFM mode while regulating the output voltage at no load.
The devices use an internally compensated, peak-current-mode control architecture (see the Block Diagram). On the rising edge of the internal clock, the high-side pMOSFET turns on. An internal error amplifier compares the feedback voltage to a fixed internal reference voltage and generates an error voltage. The error voltage is compared to a sum of the current-sense voltage and a slope-compensation voltage by a PWM comparator to set the "on-time." During the on-time of the pMOSFET, the inductor current ramps up. For the remainder of the switching period (off-time), the pMOSFET is kept off and the low-side nMOSFET turns on. During the off-time, the inductor releases the stored energy as the indu ctor current ramps down, providing current to the output. Under overload conditions, cycle-by-cycle current-limit feature limits inductor peak current by turning off the highside pMOSFET and turning on the low-side nMOSFET.

## Mode Selection (MODE)

The devices feature a MODE pin for selecting either forced-PWM or PFM mode of operation. If the MODE pin is left unconnected, the devices operate in PFM mode at light loads. If the MODE pin is grounded, the devices operate in a constant-frequency forced-PWM mode at all loads. Mode of operation can be changed on-the-fly during normal operation of the device.
In PWM mode, the inductor current is allowed to go negative. PWM operation is useful in frequency-sensitive applications and provides fixed switching frequency at all loads. However, the PWM mode of operation gives lower efficiency at light loads compared to PFM mode of operation.
PFM mode disables negative inductor current and additionally skips pulses at light loads for high efficiency. In PFM mode, the inductor current is forced to a fixed peak of 72 mA (typ) (IPFM) every clock cycle until the output rises to $102 \%$ (typ) of the nominal voltage. Once the output reaches $102 \%$ (typ) of the nominal voltage, both
high-side and low-side FETs are turned off and the device enters hibernate operation until the load discharges the output to $101 \%$ (typ) of the nominal voltage. Most of the internal blocks are turned off in hibernate operation to reduce quiescent current. After the output falls below $101 \%$ (typ) of the nominal voltage, the devices come out of hibernate operation, turns on all internal blocks, and again commences the process of delivering pulses of energy to the output until it reaches $102 \%$ (typ) of the nominal output voltage. The devices naturally exit PFM mode when the load current increases to a magnitude of approximately:

$$
\text { IPFM - ( } \Delta \mathrm{I} / 2)
$$

where $\Delta l$ is the peak-peak ripple current in the output inductor. The part enters PFM mode again if the load current reduces to approximately ( $\Delta / / 2$ ). See the Inductor Selection section for details. The advantage of the PFM mode is higher efficiency at light loads because of lower current drawn from the supply.

## Enable Input (EN/UVLO) and Soft-Start (SS)

When EN/UVLO voltage increases above 1.25 V (typ), the devices initiate a soft-start sequence and the duration of the soft-start depends on the status of the SS pin voltage at the time of power-up. If the SS pin is not connected, the devices use a fixed 5.1 ms internal soft-start to ramp up the internal error-amplifier reference. If a capacitor is connected from SS to GND, a $5 \mu \mathrm{~A}$ current source charges the capacitor and ramps up the SS pin voltage. The SS pin voltage is used as reference for the internal error amplifier. Such a reference ramp up allows the output voltage to increase monotonically from zero to the final set value independent of the load current.
EN/UVLO can be used as an input voltage UVLOadjustment input. An external voltage-divider between IN and EN/UVLO to GND adjusts the input voltage at which the device turns on or turns off. See the Setting the Input Undervoltage-Lockout Level section for details. If input UVLO programming is not desired, connect EN/UVLO to IN (see the Electrical Characteristics table for EN/UVLO rising and falling-threshold voltages). Driving EN/UVLO low disables both power MOSFETs, as well as other internal circuitry, and reduces $\operatorname{IN}$ quiescent current to below $1.2 \mu \mathrm{~A}$. The SS capacitor is discharged with an internal pulldown resistor when EN/UVLO is low. If the EN/UVLO pin is driven from an external signal source, a series resistance of minimum $1 \mathrm{k} \Omega$ is recommended to be placed between the signal source output and the EN/UVLO pin, to reduce voltage ringing on the line.

MAX17552/MAX17552A/ MAX17552B

## Switching Frequency (RT/SYNC)

Switching frequency of the devices can be programmed from 100 kHz to 2.2 MHz by using a resistor connected from RT/SYNC to GND. The switching frequency (fSW) is related to the resistor connected at the RT/SYNC pin $\left(R_{T}\right)$ by the following equation, where $R_{T}$ is in $k \Omega$ and $f_{S W}$ is in kHz :

$$
\mathrm{R}_{\mathrm{T}}=\frac{42000}{\mathrm{f}_{\mathrm{SW}}}
$$

The switching frequency in ranges of 130 kHz to 160 kHz and 230 kHz to 280 kHz are not allowed for user programming to ensure proper configuration of the internal adaptive-loop compensation scheme.

## External Clock Synchronization

The RT/SYNC pin can be used to synchronize the device's internal oscillator to an external system clock. The external clock should be coupled to the RT/SYNC pin through a 47 pF capacitor, as shown in Figure 1. The external clock logic high level should be higher than 3 V , logic low level lower than 0.5 V and the duty cycle of the external clock should be in the range of $10 \%$ to $70 \%$. External clock synchronization is allowed only in PWM mode of operation (MODE pin connected to GND). The RT resistor should be selected to set the switching frequency $10 \%$ lower than the external clock frequency. The external clock should be applied at least $500 \mu \mathrm{~s}$ after enabling the device, for proper configuration of the internal loop compensation.


Figure 1. Synchronization to an External Clock

60V, 100mA, Ultra-Small, High-Efficiency, Synchronous Step-Down DC-DC Converter with $22 \mu \mathrm{~A}$ No-Load Supply Current

## External Bias (VOUT)

The devices provide a VOUT pin to power the internal blocks from a low-voltage supply. When the VOUT pin voltage exceeds 3.1 V , the devices draw switching and quiescent current from this pin to improve the converter's efficiency. In applications with an output voltage setting from 3.3 V to 5 V , V OUT should be decoupled to GND with a ceramic capacitor, and should be connected to the positive terminal of the output capacitor with a resistor (R4, C1) as shown in the typical application circuits. In the absence of R 4 and C 1 , the absolute maximum rating of $\mathrm{V}_{\text {OUT }}(-0.3 \mathrm{~V})$ can be exceeded under short-circuit conditions, due to oscillations between the ceramic output capacitor and the inductance of the short-circuit path. In general, parasitic board or wiring inductance should be minimized and the output voltage waveform under short circuit operation should be verified to ensure that the absolute maximum rating of $\mathrm{V}_{\text {OUT }}$ is not exceeded. For applications with an output voltage setting less than 3.3 V or greater than 5 V , $\mathrm{V}_{\text {OUT }}$ should be connected to GND.

## RESET Output

The devices include an open-drain $\overline{\text { RESET }}$ output to monitor output voltage. $\overline{\mathrm{RESET}}$ should be pulled up with an external resistor to the desired external power supply. RESET goes high impedance 2 ms after the output rises above $95 \%$ of its nominal set value and pulls low when the output voltage falls below $92 \%$ of the set nominal output voltage.

## Startup Into a Prebiased Output

The devices support monotonic startup into a prebiased output. When the device starts into a prebiased output, both the high-side and low-side switches are turned off so that the converter does not sink current from the output. High-side and low-side switches do not start switching until the PWM comparator commands the first PWM pulse, at which point switching commences. The output voltage is then smoothly ramped up to the target value in alignment with the internal reference. Such a feature is useful in applications where digital integrated circuits with multiple rails are powered.

## Operating Input Voltage Range

The maximum operating input voltage is determined by the minimum controllable on-time, and the minimum operating input voltage is determined by the maximum duty cycle and circuit voltage drops. The minimum and maximum operating input voltages for a given output voltage should be calculated as follows:

MAX17552/MAX17552A/ MAX17552B

$$
\begin{gathered}
V_{\text {INMIN }}=\frac{V_{\text {OUT }}+\left(\mathrm{I}_{\mathrm{OUT}} \times\left(\mathrm{R}_{\text {DCR }}+2.6\right)\right)}{\mathrm{D}_{\text {MAX }}}+\left(\mathrm{I}_{\mathrm{OUT}} \times 2.5\right) \\
\mathrm{V}_{\text {INMAX }}=\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{t}_{\text {ONMIN }} \times f_{\text {SW }}}
\end{gathered}
$$

where $V_{\text {OUT }}$ is the steady-state output voltage, IOUT is the maximum load current, $R_{D C R}$ is the $D C$ resistance of the inductor, fsw is the switching frequency (max), $\mathrm{D}_{\mathrm{MAX}}$ is the maximum duty cycle (0.9), and tonmin is the worstcase minimum controllable switch on-time (128ns).

## Overcurrent Protection (OCP)

The MAX17552 implements a hysteretic cycle-by-cycle peak-current limit protection scheme to protect the inductor and internal FETs under output short circuit conditions. When the inductor peak current exceeds 0.21 A (typ), high side switch is turned off and low side switch is turned on to discharge the inductor current. Subsequent clock pulses do not turn on the high-side switch until inductor current discharges to 0.15 A (typ). This operation continues until overload/short circuit is removed on the output. Since the inductor current is bounded between two limits, inductor current runaway never happens in this scheme. Additionally, hysteretic negative peak current limit controls the low-side switch negative current when it exceeds 0.1A (typ).
The MAX17552A/MAX17552B implements a HICCUPtype overload protection scheme to protect the inductor and internal FETs under output short-circuit conditions. When the inductor peak current exceeds 0.21A (typ) 16 consecutive times, the part enters HICCUP mode. In this mode, the part is initially operated with hysteretic cycle-by-cycle peak-current limit that continues for a time period equal to twice the soft-start time. The part is then turned off for a fixed 51 ms hiccup timeout period. This sequence of hysteretic inductor current waveforms, followed by a hiccup timeout period, continues until the short/overload on the output is removed. Since the inductor current is bound between two limits, inductor current runway never happens.

## Thermal-Overload Protection

Thermal-overload protection limits the total power dissipation in the IC. When the junction temperature exceeds $+160^{\circ} \mathrm{C}$, an on-chip thermal sensor shuts down the device, turns off the internal power MOSFETs, allowing the device to cool down. The device turns on after the junction temperature cools by $20^{\circ} \mathrm{C}$.

60V, 100mA, Ultra-Small, High-Efficiency, Synchronous Step-Down DC-DC Converter with $22 \mu \mathrm{~A}$ No-Load Supply Current

## Applications Information

## Inductor Selection

A low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions should be selected. Calculate the required inductance from the equation:

$$
\mathrm{L}=\frac{10000 \times \mathrm{V}_{\mathrm{OUT}}}{\mathrm{f}_{\mathrm{SW}}}
$$

where $L$ is inductance in $\mu \mathrm{H}, \mathrm{V}_{\text {OUT }}$ is output voltage and $\mathrm{f}_{\mathrm{SW}}$ is the switching frequency in kHz . Calculate the peak-peak ripple current $(\Delta \mathrm{l})$ in the output inductor from the equation:

$$
\Delta I=\frac{1000 \times V_{\text {OUT }} \times\left(1-\frac{V_{\text {OUT }}}{V_{\text {IN }}}\right)}{f_{S W} \times L}
$$

where L is inductance in $\mu \mathrm{H}$, $\mathrm{V}_{\text {OUT }}$ is output voltage, $\mathrm{V}_{\text {IN }}$ is input voltage and fsw is the switching frequency in kHz .
The saturation current rating of the inductor must exceed the maximum current-limit value (IPEAK-LIMIT). The saturation current rating should be the maximum of either 0.235 A or the value from the equation:

$$
\mathrm{I}_{\mathrm{SAT}}=0.15+\frac{\mathrm{V}_{\text {INMAX }} \times \mathrm{t}_{\mathrm{ON}-\mathrm{MIN}}}{\mathrm{~L}}
$$

where $L$ is inductance in $H, V_{\text {INMAX }}$ is maximum input voltage and tON-MIN is worst case minimum on time (128ns).
Once the $L$ value is known, the next step is to select the right core material. Ferrite and powdered iron are commonly available core materials. Ferrite cores have low core losses and are preferred for high-efficiency designs. Powdered iron cores have more core losses and are relatively cheaper than ferrite cores.

## Input Capacitor Selection

Small ceramic input capacitors are recommended for the IC. The input capacitor reduces peak current drawn from the power source and reduces noise and voltage ripple on the input caused by the switching circuitry. A minimum of $1 \mu F, X 7 R$-grade capacitor in a package larger than 0805 is recommended for the input capacitor of the IC to keep the input-voltage ripple under $2 \%$ of the minimum input voltage, and to meet the maximum ripple-current requirements.

## 60V, 100mA, Ultra-Small, High-Efficiency, Synchronous Step-Down DC-DC Converter with $22 \mu \mathrm{~A}$ No-Load Supply Current

## Output Capacitor Selection

Small ceramic X7R-grade output capacitors are recommended for the devices. The output capacitor has two functions. It stores sufficient energy to support the output voltage under load transient conditions and stabilizes the device's internal control loop. Usually the output capacitor is sized to support a step load of $50 \%$ of the maximum output current in the application, such that the outputvoltage deviation is less than $3 \%$. Calculate the minimum required output capacitance from the following equations:

| Frequency <br> Range <br> $(\mathrm{kHz})$ | Minimum Output <br> Capacitance <br> $(\mu \mathrm{F})$ |
| :---: | :---: |
| 100 to 130 | $\frac{50}{\mathrm{~V}_{\text {OUT }}}$ |
| 160 to 230 | $\frac{25}{\mathrm{~V}_{\text {OUT }}}$ |
| 280 to 2200 | $\frac{17}{\mathrm{~V}_{\text {OUT }}}$ |

It should be noted that dielectric materials used in ceramic capacitors exhibit capacitance loss due to DC bias levels and should be appropriately derated to ensure the required output capacitance is obtained in the application.

## Soft-Start Capacitor Selection

The devices offer a 5.1 ms internal soft-start when the SS pin is left unconnected. When adjustable soft-start


Figure 2. Adjustable EN/UVLO Network
time is required, connect a capacitor from SS to GND to program the soft-start time. The minimum soft-start time is related to the output capacitance (COUT) and the output voltage $\left(\mathrm{V}_{\mathrm{OUT}}\right)$ by the following equation.

$$
\text { tss }>0.05 \times \text { COUT } \times \text { VOUT }
$$

where t $_{S S}$ is in milliseconds and COUT is in $\mu \mathrm{F}$.
Soft-start time (tSS) is related to the capacitor connected at SS ( $\mathrm{C}_{S S}$ ) by the following equation:

$$
\mathrm{C}_{\mathrm{SS}}=6.25 \times \mathrm{t}_{\mathrm{SS}}
$$

where tSS is in milliseconds and $\mathrm{C}_{S S}$ is in nanofarads.

## Setting the Input Undervoltage-Lockout Level

The devices offer an adjustable input undervoltagelockout level. Set the voltage at which the device turns on with a resistive voltage-divider connected from IN to GND (see Figure 2). Connect the center node of the divider to EN/UVLO.
Choose R1 to be $3.3 \mathrm{M} \Omega$ max and then calculate R 2 as follows:

$$
R 2=\frac{R 1 \times 1.25}{\left(V_{I N U}-1.25\right)}
$$

where $\mathrm{V}_{\text {INU }}$ is the voltage at which the device is required to turn on.
If the EN/UVLO pin is driven from an external signal source, a series resistance of minimum $1 \mathrm{k} \Omega$ is recommended to be placed between the signal source output and the EN/UVLO pin to reduce voltage ringing on the line.


Figure 3. Setting the Output Voltage

MAX17552/MAX17552A/ MAX17552B


Figure 4. Transient Protection

## Adjusting the Output Voltage

The output voltage can be programmed from 0.8 V to 0.9 V $x \mathrm{~V}_{\mathrm{IN}}$. Set the output voltage by connecting a resistordivider from output to FB to GND (see Figure 3). Choose R 2 in the range of $25 \mathrm{k} \Omega$ to $100 \mathrm{k} \Omega$ and calculate R 1 with the following equation:

$$
\mathrm{R} 1=\mathrm{R} 2 \times\left[\frac{\mathrm{V}_{\mathrm{OUT}}}{0.8}-1\right]
$$

## Transient Protection

In applications where fast line transients or oscillations with a slew rate in excess of $15 \mathrm{~V} / \mu$ s are expected during power-up or steady-state operation, the MAX17552/ MAX17552A/MAX17552B should be protected with a series resistor that forms a lowpass filter with the input ceramic capacitor (Figure 4). These transients can occur in conditions such as hot-plugging from a low-impedance source or due to inductive load switching and surges on the supply lines.

## Power Dissipation

At a particular operating condition, the power losses that lead to temperature rise of the device are estimated as follows:

60V, 100mA, Ultra-Small, High-Efficiency, Synchronous Step-Down DC-DC Converter with $22 \mu \mathrm{~A}$ No-Load Supply Current

$$
\begin{gathered}
\text { PLOSS }=\left(\text { POUT } \times\left(\frac{1}{\eta}-1\right)\right)-\left(\text { IOUT }^{2} \times \mathrm{R}_{\text {DCR }}\right) \\
\text { POUT }=\mathrm{V}_{\text {OUT }} \times \mathrm{I}_{\text {OUT }}
\end{gathered}
$$

where POUT is the output power, $\eta$ is the efficiency of power conversion, and $R_{D C R}$ is the $D C$ resistance of the output inductor. See the Typical Operating Characteristics for the power-conversion efficiency or measure the efficiency to determine the total power dissipation.
The junction temperature ( $T_{J}$ ) of the device can be estimated at any ambient temperature ( $\mathrm{T}_{\mathrm{A}}$ ) from the following equation:

$$
T_{J}=T_{A}+\left(\theta_{J A} \times P_{\text {LOSS }}\right)
$$

where $\theta_{\mathrm{JA}}$ is the junction-to-ambient thermal impedance of the package.
Junction temperature greater than $+125^{\circ} \mathrm{C}$ degrades operating lifetimes.

## PCB Layout Guidelines

Careful PCB layout (Figure 5) is critical to achieve clean and stable operation. The switching power stage requires particular attention. Follow these guidelines for good PCB layout:

- Place the input ceramic capacitor as close as possible to $\mathrm{V}_{I N}$ and GND pins
- Minimize the area formed by the LX pin and inductor connection to reduce the radiated EMI
- Ensure that all feedback connections are short and direct
- Route high-speed switching node (LX) away from the signal pins
For a sample PCB layout that ensures the first-pass success, refer to the MAX17552/MAX17552A/ MAX17552B evaluation kit data sheet.


Figure 5. Layout Guidelines

## Synchronous Step-Down DC-DC Converter with $22 \mu \mathrm{~A}$ No-Load Supply Current

## Typical Application Circuits



Figure 6. High-Efficiency 5V, 100mA Regulator


Figure 7. High-Efficiency 3.3V, 100mA Regulator


Figure 8. Small Footprint 5V, 100mA Regulator

## Synchronous Step-Down DC-DC Converter with $22 \mu \mathrm{~A}$ No-Load Supply Current

## Typical Application Circuits (continued)



Figure 9. Small Footprint 3.3V, 100mA Regulator


Figure 10. Small Footprint 1.8V, 100 mA Regulator


Figure 11. Small Footprint 12V, 100mA Step-Down Regulator

MAX17552/MAX17552A/
MAX17552B

60V, 100mA, Ultra-Small, High-Efficiency, Synchronous Step-Down DC-DC Converter with $22 \mu \mathrm{~A}$ No-Load Supply Current

Ordering Information

| PART | PIN-PACKAGE | OVERCURRENT <br> PROTECTION <br> SCHEME |
| :--- | :--- | :--- |
| MAX17552ATB+ | 10 TDFN-EP* | Hysteretic |
| MAX17552ATB+T | 10 TDFN-EP* | Hysteretic |
| MAX17552AUB+ | $10 \mu$ MAX | Hysteretic |
| MAX17552AUB+T | $10 \mu$ MAX | Hysteretic |
| MAX17552AATB+ | 10 TDFN-EP* | Hiccup |
| MAX17552AATB+T | 10 TDFN-EP* | Hiccup |
| MAX17552AAUB+ | $10 \mu$ MAX | Hiccup |
| MAX17552AAUB+T | $10 \mu$ MAX | Hiccup |
| MAX17552BATB+ | 10 TDFN-CU-EP* | Hiccup |
| MAX17552BATB+T | 10 TDFN-CU-EP* | Hiccup |

+Denotes a lead(Pb)-free/RoHS-compliant package.
*EP = Exposed pad.
$T$ = Tape and reel

## Chip Information

PROCESS: BiCMOS

> 60V, 100mA, Ultra-Small, High-Efficiency, Synchronous Step-Down DC-DC Converter with $22 \mu$ A No-Load Supply Current

## Revision History

| REVISION NUMBER | REVISION DATE | DESCRIPTION | PAGES CHANGED |
| :---: | :---: | :---: | :---: |
| 0 | 2/14 | Initial release | - |
| 1 | 6/14 | Added statement regarding EN/UVLO connection | 11 |
| 2 | 2/15 | Updating to include MAX17552A | 1-20 |
| 3 | 6/15 | Included small solution-size TOCs in Typical Operating Characteristics section and updated Typical Application Circuit diagrams | $\begin{gathered} 2,6-10 \\ 19,20 \end{gathered}$ |
| 4 | 9/17 | Updated Features and Benefits, Mode Selection (MODE), Setting the Input Undervoltage-Lockout Level, and Power Dissipation sections. Updated the Electrical Characteristics table global characteristics. Inserted new Note 1 and updated Absolute Maximum Ratings, and added TOC50 and TOC51. | $\begin{aligned} & 1,3-5 \\ & 11,14, \\ & 17-18 \end{aligned}$ |
| 5 | 8/18 | Updated the Mode Selection (MODE) section. | 14 |
| 6 | 4/20 | Added MAX17552B to the title and figures; updated the General Description, Benefits and Features, Package Information, Electrical Characteristics, Pin Configuration, Pin Description, Detailed Description, Mode Selection (MODE), External Clock Synchronization, $\overline{R E S E T}$ Output, Overcurrent Protection, Transient Protection, PCB Layout Guidelines, and Ordering Information sections; updated TOC31 | 1-23 |
| 7 | 7/21 | Updated General Description and Benefits and Features, removed Typical Application Circuit diagram, updated Electrical Characteristics table, updated Typical Operating Characteristics, updated Enable Input (EN/UVLO) and SoftStart (SS) section, updated Overcurrent Protection section, updated Ordering Information table | $\begin{gathered} 1,2,5-7,11 \\ 14,16,22 \end{gathered}$ |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Voltage Regulators category:
Click to view products by Analog Devices manufacturer:

Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB KE177614
MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG
SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 NCP81241MNTXG LTM8064IY LT8315EFE\#TRPBF LTM4668AIY\#PBF
NCV1077CSTBT3G XCL207A123CR-G MPM54304GMN-0002 MPM54304GMN-0004 MPM54304GMN-0003
XDPE132G5CG000XUMA1 AP62300Z6-7 MP8757GL-P MIC23356YFT-TR LD8116CGL HG2269M/TR OB2269 XD3526 U6215A
U6215B U6620S LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM+ XC9236D08CER-G ISL95338IRTZ MP3416GJ-P
BD9S201NUX-CE2 MP5461GC-Z MPQ4415AGQB-Z MPQ4590GS-Z MAX38640BENT18+T MAX77511AEWB+

