# MAX20039/MAX20040 <br> Automotive, 2 V to $36 \mathrm{~V}, 2.2 \mathrm{MHz}, 0.6 \mathrm{~A} / 1.2 \mathrm{~A}$ BuckBoost Converters with Integrated H-Bridge Architecture 

## General Description

The MAX20039/MAX20040 ICs are a small, synchronous buck-boost converter family with integrated high-side and low-side switches. The MAX20040 is designed to deliver up to 1.2 A with input voltages from 2 V to 36 V while using only $52 \mu \mathrm{~A}$ quiescent current at no load. The ICs provide an accurate output voltage of $\pm 2 \%$. Voltage quality can be monitored by observing the PGOOD signal.
The MAX20039/MAX20040 offer a fixed output voltage of 5 V and a programmable range of 4.0 V to 15 V . See the Ordering Information table for more details. Frequency is adjustable from 220 kHz to 2.2 MHz , which allows for small external components, reduced output ripple, and guarantees no AM interference. Skip mode with low quiescent current of $52 \mu \mathrm{~A}$ is available in the MAX20040B and MAX20040D versions of the IC. The ICs can operate with spread-spectrum frequency modulation designed to minimize EMI-radiated emissions due to the modulation frequency.
The MAX20039/MAX20040 are available in a small (4mm x 4 mm ), 20-pin, side-wettable TQFN package and use very few external components.

## Applications

- Infotainment Systems
- Body Electronics
- Start-Stop Systems
- Point-of-Load (POL) Power Supply
- Power over Coax (PoC)


## Benefits and Features

- Meets Stringent Automotive Quality and Reliability Requirements
- 2 V to 36 V Operating $\mathrm{V}_{\mathrm{IN}}$ Allows Operation in ColdCrank Conditions
- Tolerates Input Transients Up to 40 V
- EN Pin Compatible from 3.3 V to 40 V
- 0.6A (max) Output Current (MAX20039)
- 1.2A (max) Output Current (MAX20040)
- $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Automotive Temperature Range
- AEC-Q100
- Increased Efficiency with Reduced BOM Cost and Board Space
- Integrated FETs H-Bridge Architecture
- Fixed Output Voltages
- 20-Pin SWTQFN Package
- Low Quiescent Current Helps Designers Meet Stringent OEM Current Requirements (B and D Version only)
- $52 \mu \mathrm{~A}$ Quiescent Current when in Standby Mode
- 10 AA (max) Quiescent Current in Shutdown Mode
- High Switching Frequency Allows Use of Small External Components
- 200 kHz to 2.2 MHz Operating Frequency
- Skip Mode for Efficient Low-Power Operation (B and D version only)
- Fixed-Frequency PWM Mode
- External Frequency Synchronization
- Reduced EMI Emissions at the Switching Frequency
- Spread Spectrum Can be Enabled or Disabled


## MAX20039/MAX20040 <br> Automotive, 2 V to $36 \mathrm{~V}, 2.2 \mathrm{MHz}, 0.6 \mathrm{~A} / 1.2 \mathrm{~A}$ BuckBoost Converters with Integrated H-Bridge Architecture

## Typical Operating Circuit



## Absolute Maximum Ratings



| us | Power | Dissipation | (Four-Layer |  | , |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SWTQFN, |  | $+70^{\circ} \mathrm{C}$ | rate 30.3 | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ | b |
| $+70^{\circ} \mathrm{C}$ ). |  |  |  |  | 424 mW |
| Operating T | mperatu | re Rang |  | $40^{\circ} \mathrm{C}$ to | $+125^{\circ} \mathrm{C}$ |
| Junction Te | peratur |  |  |  | $+150^{\circ}$ |
| Storage Temp | erature | Range |  | $-65^{\circ} \mathrm{C}$ to | $+150^{\circ} \mathrm{C}$ |
| Soldering | mpera | (reflow) |  |  | $0^{\circ} \mathrm{C}$ |
| Lead Temp | ture | dering, 1 |  |  | +30 |

Note 1: 5 V is internally clamped.
Note 2: Self-protected against transient voltages exceeding these limits for $\leq 50 \mathrm{~ns}$ under normal operation and loads up to the maximum rated output current.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Recommended Operating Conditions

| PARAMETER | SYMBOL | CONDITION | TYPICAL <br> RANGE | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Ambient Temperature Range | $\mathrm{T}_{\mathrm{A}}$ |  | -40 to <br> +125 | ${ }^{\circ}{ }^{\circ} \mathrm{C}$ |

Note: These limits are not guaranteed.

## Package Information

## SWTQFN-EP

| Package Code | T2044Y+4C |
| :--- | :--- |
| Outline Number | $\underline{21-100068}$ |
| Land Pattern Number | $\underline{90-0409}$ |
| THERMAL RESISTANCE, FOUR-LAYER BOARD | $33^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to Ambient $\left(\theta_{\mathrm{JA}}\right)$ | $2^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to Case $\left(\theta_{\mathrm{JC}}\right)$ |  |

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/ thermal-tutorial.

## Electrical Characteristics

$\left(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{EN}}=14 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{OUT}}=22 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{VCC}}=2.2 \mu \mathrm{~F}$, unless otherwise noted. ( Note 3 $\left.) ~\right)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage Range | $\mathrm{V}_{\mathrm{IN}}$ | Normal operation (Note 4) | 4.5 |  | 36 | V |
|  |  | After initial startup condition is satisfied (Note 4) | 2 |  |  |  |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=14 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{OUT}}=22 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{VCC}}=2.2 \mu \mathrm{~F}$, unless otherwise noted. (Note 3) $)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shutdown Supply Current | In_SHUTDOW <br> N | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ |  | 3 | 10 | $\mu \mathrm{A}$ |
| Standby Supply Current | $\underset{\text { STANDBY_5V }}{\mathrm{I}_{\mathrm{I}}}$ | $\begin{aligned} & \text { VOUT }=5 \mathrm{~V}, \text { no load, } \mathrm{V}_{\text {FSYNC }}=0 \mathrm{~V}, \\ & \text { MAX20039BATPA/VY+, } \\ & \text { MAX20040BATPA/VY+, } \\ & \text { MAX20040DATPB/VY+ } \end{aligned}$ |  | 52 | 85 | $\mu \mathrm{A}$ |
| Undervoltage Lockout | UVLOIN_RISE | $\mathrm{V}_{\text {IN }}$ rising |  | 4.2 | 4.45 | V |
|  | UVLOIN_FALL | $\mathrm{V}_{\text {IN }}$ falling, output enabled |  |  | 1.95 |  |
| VCC REGULATOR |  |  |  |  |  |  |
| Output Voltage | $\mathrm{V}_{\text {CC }}$ | $\mathrm{V}_{\text {IN }}>6 \mathrm{~V}, \mathrm{I}_{\mathrm{VCC}}=1 \mathrm{~mA}$ to 20 mA | 4.4 | 4.6 | 4.7 | V |
| Dropout Voltage | $\mathrm{V}_{\text {CCDROP }}$ | $\mathrm{V}_{\mathrm{IN}}=3.5 \mathrm{~V}, \mathrm{I}_{\mathrm{VCC}}=20 \mathrm{~mA}$ |  | 0.15 | 0.4 | V |
| Undervoltage Lockout | UVLOVCC | $\mathrm{V}_{\mathrm{CC}}$ rising |  | 3.5 | 3.9 | V |
|  | UVLOVCCFAL L | $\mathrm{V}_{\text {CC }}$ voltage falling |  | 3.2 | 3.65 |  |
| Short-Circuit Current Limit | IVccsc | $\mathrm{V}_{\mathrm{CC}}$ shorted to AGND, after startup |  | 50 | 85 | mA |
| BUCK-BOOST CONVERTER |  |  |  |  |  |  |
| Fixed Output Voltage | VOUT_5V | $\mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\mathrm{CC}}$ | 4.91 | 5 | 5.08 | V |
| Output-Voltage Adjustable Range | Vout_ADJ | MAX20039BATPB, MAX20040BATPB | 4 |  | 15 | V |
|  |  | Other part numbers | 4 |  | 12 |  |
| Soft-Start Ramp Time | tstart | VOUT from 10\% to 90\% | 4 | 7 | 10 | ms |
| Autoretry | $\mathrm{t}_{\text {AUTO }}$ | Autoretry time after a fault condition has been detected |  | 26 |  | ms |
| Minimum On-Time | ton_min |  |  | 85 |  | ns |
| Minimum Off-Time | toff_MIN | Buck mode, fSW $=400 \mathrm{kHz}$ |  | 300 |  | ns |
| Dead Time | DT | Rising and falling edges (Note 5) |  | 15 |  | ns |
| LX1, LX2 Rise Time | tLX_RISE | ( Note 5) |  | 5 |  | ns |
| BST1 Switch OnResistance | RON_BST1 | $\mathrm{V}_{\mathrm{LX} 1}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{BST} 1}=10 \mathrm{~mA}$ |  | 3.8 | 7.5 | $\Omega$ |
| BST2 Switch OnResistance | RON_BST2 | $\mathrm{V}_{\mathrm{LX} 2}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{BST} 2}=10 \mathrm{~mA}$ |  | 5 | 10 | $\Omega$ |
| POWER MOSFET |  |  |  |  |  |  |
| DMOS_Resistance | $\begin{gathered} \mathrm{R}_{\mathrm{DS}(\mathrm{ON}) \text { _DMO }} \mathrm{S} \end{gathered}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{DS}(\mathrm{ON})}=0.2 \mathrm{~A}$ |  | 70 | 150 | $\mathrm{m} \Omega$ |
| LX1 Leakage Current | ILX1_LKG | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LX} 1}=36 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| LX2 Leakage Current | ILX2_LKG | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{LX} 2}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| CURRENT SENSE ( Note 6) |  |  |  |  |  |  |
| Current Limit Threshold | ILIMIT1 | $\mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ (MAX20040) | 1.9 | 2.15 | 2.5 | A |
|  |  | $\mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\text {CC }}, \mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ (MAX20040D) |  | 2.8 |  |  |
|  | ILIMIT2 | $\mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ (MAX20039) | 0.9 | 1.1 | 1.25 |  |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=14 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{OUT}}=22 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{VCC}}=2.2 \mu \mathrm{~F}$, unless otherwise noted. (Note 3) $)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ERROR AMPLIFIER |  |  |  |  |  |  |
| Regulated Feedback Voltage | $V_{\text {FB }}$ |  | 1.234 | 1.25 | 1.266 | V |
| FB Leakage Current | $\mathrm{I}_{\text {FB_LKG }}$ | $\mathrm{V}_{\text {FB_LKG }}=\mathrm{V}_{\text {CC, }}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |
| FB Line-Regulation Error | REgFB | $\mathrm{V}_{\mathrm{IN}}=2 \mathrm{~V}$ to $36 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=1.25 \mathrm{~V}$ |  | 0.01 |  | \%/V |
| Transconductance (from FB to COMP) | gm | $\mathrm{V}_{\mathrm{FB}}=1.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 450 | 750 | 1000 | $\mu \mathrm{S}$ |
| SWITCHING FREQUENCY |  |  |  |  |  |  |
| FSW Voltage | $V_{\text {FSW }}$ | $\mathrm{I}_{\text {FSW }}=10 \mu \mathrm{~A}$ | 1.21 |  | 1.26 | V |
| PWM Switching Frequency | fSW1 | $\mathrm{R}_{\text {FSW }}=12 \mathrm{k} \Omega$ | 2.00 | 2.20 | 2.35 | MHz |
|  | fsw2 | $\mathrm{R}_{\text {FSW }}=73.2 \mathrm{k} \Omega$ | 380 | 415 | 450 | kHz |
| PWM SwitchingFrequency Range | $\mathrm{f}_{\mathrm{RNG}}$ |  | 0.200 |  | 2.2 | MHz |
| FSYNC External Clock Input | $\mathrm{f}_{\text {SYNC1 }}$ | Minimum sync pulse of 100 ns , $\mathrm{R}_{\text {FOSC }}=12 \mathrm{k} \Omega$ ( Note 7) |  | 2.2 |  | MHz |
|  | $\mathrm{f}_{\text {SYNC2 }}$ | Minimum sync pulse of 100 ns , $\mathrm{R}_{\text {FOSC }}=73.2 \mathrm{k} \Omega \text { ( } \text { Note } 7 \text { ) }$ |  | 440 |  | kHz |
| Spread Spectrum | SPS | Spread spectrum enabled |  | fSW $\pm 3$ |  | \% |
| OUTPUT MONITORS |  |  |  |  |  |  |
| Output Overvoltage Threshold | VOUT_OVP_R | Detected with respect to $\mathrm{V}_{\text {FB }}$ rising | 105.5 | 108 | 110.8 | \% |
|  | VOUT_OVP_F | Detected with respect to $\mathrm{V}_{\mathrm{FB}}$ falling | 102.5 | 105 | 107.8 |  |
| PGOOD Threshold Rising | PGOOD_R | \% of $\mathrm{V}_{\text {OUT }}$, rising | 94 | 96 | 98.3 | \% |
| PGOOD Threshold Falling | PGOOD_F | \% of $\mathrm{V}_{\text {OUT }}$, falling | 91 | 93 | 95.6 | \% |
| PGOOD Output Low Voltage | VPGOODL | $\mathrm{I}_{\text {SINK }}=1 \mathrm{~mA}$ |  |  | 0.3 | V |
| PGOOD Leakage Current | IPGOOD_LEAK | $\mathrm{V}_{\text {PGOOD }}=\mathrm{V}_{\text {CC }}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |
| PGOOD Debounce Time | tPGOOD | Fault detection, rising |  | 60 |  | $\mu \mathrm{s}$ |
|  |  | Fault detection, falling |  | 4 |  |  |
| LOGIC INPUTS (EN, FSYNC, SPS) |  |  |  |  |  |  |
| Input High Level |  | V_rising | 2.1 |  |  | V |
| Input Low Level |  | V_falling |  |  | 0.8 | V |
| EN, SPS Input Leakage Current | IIN_LEAK | $\mathrm{V}_{-}=\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |
| FSYNC Pulldown Resistance | RFSYNC-PD |  |  | 1 |  | $\mathrm{M} \Omega$ |
| THERMAL SHUTDOWN |  |  |  |  |  |  |
| Thermal-Shutdown Threshold | TSHUTDOWN |  |  | 166 |  | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=14 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{OUT}}=22 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{VCC}}=2.2 \mu \mathrm{~F}$, unless otherwise noted. (Note 3) $)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Thermal-Shutdown Hysteresis | THYS |  |  | 18 |  | ${ }^{\circ} \mathrm{C}$ |

Note 3: All limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
Note 4: The input voltage range depends on the output voltage (see the Ordering Information table).
Note 5: Guaranteed by design; not production tested.
Note 6: Current measurements are performed when the part is not switching. The current-limit values measured in operation are higher due to the propagation delay of the comparators.
Note 7: The external clock frequency applied at the FSYNC pin must be within $-10 \%$ to $0 \%$ of the nominal switching frequency set by the resistor connected to the FSW pin.

## Typical Operating Characteristics

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)









## Typical Operating Characteristics (continued)

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


2.2MHz, BUCK MODE


42kHz/div




## Typical Operating Characteristics (continued)

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



## Pin Configuration



Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | PGND2 | Ground Reference for the Boost Low-Side Integrated FETs |
| 2 | LX1 | IN to PGND Switching Node |
| 3 | BST1 | Bootstrap Capacitor for High-Side Driver of LX1 Node. Connect a 100nF capacitor between BST1 and LX1. |
| 4 | $\mathrm{V}_{\mathrm{Cc}}$ | Linear Regulator Output. $\mathrm{V}_{\mathrm{CC}}$ powers up the internal circuitry. Bypass with $2.2 \mu \mathrm{~F}$ ceramic capacitor to AGND. |
| 5 | AGND1 | Analog Ground of the IC. Connect to ground-plane reference of the PCB. |
| 6 | COMP | External Compensation. Connect the External Compensation Network of the Loop. |
| 7 | SPS | Spread-Spectrum Enable/Disable Pin. Pull high for spread spectrum on and low for spread spectrum off. |
| 8 | PGOOD | Open-Drain Output, Active-High Power-Good Indicator. PGOOD asserts when $\mathrm{V}_{\text {OUT }}$ is above $96 \%$ of regulation point. PGOOD goes low when $\mathrm{V}_{\text {OUT }}$ is below $93 \%$ of regulation point. |
| 9 | FSW | Internal-Oscillator Pin for Setting the Switching-Frequency. Connect a resistor to ground to set the desired frequency. |
| 10 | FB | Feedback Analog Input. Connect an external resistive divider from OUT to FB and AGND to set the desired output voltage. Connect to $\mathrm{V}_{\mathrm{CC}}$ to set the output voltage to 5 V . |
| 11 | FSYNC | Synchronization Input. Connect to AGND to enable skip mode of operation during light load. Connect to $\mathrm{V}_{\mathrm{CC}}$ to force PWM mode during light-load operation. FSYNC has a $1 \mathrm{M} \Omega$ internal pulldown. |
| 12 | AGND2 | Analog Ground Reference |
| 13 | IN | Voltage-Supply Input. IN powers the internal voltage regulator. Bypass IN to PGND with a $4.7 \mu \mathrm{~F}$ (min) ceramic capacitor. |
| 14 | PGND1 | Ground Reference for the Buck Low-Side Integrated FETs |
| 15 | OUT | Switching-Regulator Voltage Output |
| 16 | OUT_S | Regulator Voltage-Sense Input |

Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 17 | EN | High Voltage-Enable Input |
| 18 | N.C. | No Connection. Not internally connected to any circuitry. |
| 19 | LX2 | OUT to PGND Switching Output Node |
| 20 | BST2 | Bootstrap Capacitor for High-Side Driver of the LX2 Node. Connect a 100nF from BST2 to LX2. |
| - | EP | Exposed Pad |

Functional Block Diagram


## Detailed Description

The MAX20039/MAX20040 are 0.6A/1.2A current-mode buck-boost converters, with integrated H-bridge architecture. The devices operate with input voltages from 3.5 V to 36 V while using only $52 \mu \mathrm{~A}$ quiescent current at no load. Once the startup conditions are satisfied, the devices can operate over an extended input voltage range of 2 V to 36 V . The switching frequency is resistor programmable from 200 kHz to 2.2 MHz and can be synchronized to an external clock. The devices' output voltage is available as 5 V fixed, or adjustable from 4 V to 15 V . The wide input voltage range, along with its ability to maintain constant output voltage during battery transients, make the devices ideal for automotive applications. In light-load applications, a logic input (FSYNC) allows the devices to operate either in skip mode for reduced current consumption, or fixed-frequency, forced-PWM mode to eliminate frequency variation and help minimize EMI. Protection features include cycle-by-cycle current limit, and thermal shutdown with automatic recovery.

## Linear Regulator Output ( $\mathrm{V}_{\mathrm{C}}$ )

The converters include a 4.6 V linear regulator $\left(\mathrm{V}_{\mathrm{CC}}\right)$ that provides power to the internal circuit blocks. Connect a $2.2 \mu \mathrm{~F}$ ceramic capacitor from $V_{C C}$ to $A G N D$. Once the startup sequence is complete, $V_{C C}$ is powered from the OUT pin to enable operation for IN down to 2 V .

## Wide Input Voltage Range

The converters include one supply input (IN) specified for a wide 3.5 V to 36 V input voltage range. Once the initial startup condition is satisfied (BIAS > UVLO and $\mathrm{IN}>3.5 \mathrm{~V}$ ), the device operates from an extended 2 V to 36 V input range. The IN pin provides power to the internal BIAS supply, as well as to the four H-bridge MOSFETs. Once the output voltage is above 3.2 V and the startup of the switching regulator is complete, the BIAS voltage is powered from the OUT pin. Due to the H -bridge buck-boost architecture, this enables the IC to operate from a 2 V input after initial power-up is complete.

## Synchronization Input (FSYNC)

FSYNC is a logic-level input useful for operating-mode selection and frequency control. Connecting FSYNC to BIAS or an external clock enables fixed-frequency, forced-PWM operation. Connecting FSYNC to AGND enables skip-mode operation. The external clock frequency at FSYNC can be lower than the internal clock by 10\%. The device synchronizes to the external clock in two cycles. When the external clock signal at FSYNC is absent for more than two clock cycles, the device uses the internal clock.

## Power-Good Output (PGOOD)

The converters feature an open-drain power-good output (PGOOD). PGOOD asserts when $V_{\text {OUT }}$ rises above $96 \%$ of its regulation voltage, and deasserts when $\mathrm{V}_{\text {OUT }}$ drops below $93 \%$ of its regulation voltage. Connect PGOOD to BIAS with a $10 \mathrm{k} \Omega$ resistor.

## Spread-Spectrum Option

Spread spectrum can be enabled on the converters using the SPS pin. When SPS is pulled high, spread spectrum is enabled and the operating frequency is varied $\pm 3 \%$ centered on fOSC. The modulation signal is a triangular wave with a period of $110 \mu \mathrm{~s}$ at 2.1 MHz ; therefore, fosc ramps down $3 \%$ and back to 2.2 MHz in $110 \mu \mathrm{~s}$ and also ramps up $3 \%$ and back to 2.1 MHz in $110 \mu \mathrm{~s}$. This cycle continues to repeat. For operations at fosc values other than 2.1 MHz , the modulation signal scales proportionally (e.g., at 400 kHz , the $110 \mu \mathrm{~s}$ modulation period increases to $110 \mu \mathrm{~s} \times 2.2 \mathrm{MHz} /$ $0.4 \mathrm{MHz}=550 \mu \mathrm{~s}$ ). The internal spread spectrum is disabled if the device is synchronized to an external clock; however, the device does not filter the input clock on the FSYNC pin and passes any modulation (including spread spectrum) present on the driving external clock.

## Internal Oscillator (FSW)

The switching frequency is set by a resistor ( $R_{\text {FSW }}$ ) connected from the FSW pin to AGND (e.g., a 400 kHz switching frequency is set with $R_{F S W}=73.2 \mathrm{k} \Omega$ ). Higher frequencies allow designs with lower inductor values and less output capacitance. Consequently, peak currents and $\mathrm{I}^{2} \mathrm{R}$ losses are lower at higher switching frequencies, but core losses, gate-charge currents, and switching losses increase.

## Automotive, 2 V to $36 \mathrm{~V}, 2.2 \mathrm{MHz}, 0.6 \mathrm{~A} / 1.2 \mathrm{~A}$ BuckBoost Converters with Integrated H-Bridge Architecture

## Overtemperature Protection

Thermal-overload protection limits the total power dissipation in the converters. When the junction temperature exceeds $+166^{\circ} \mathrm{C}$ (typ), an internal thermal sensor shuts down the internal bias regulator and the step-down converter, allowing the device to cool. The thermal sensor turns on the device again after the junction temperature cools by $18^{\circ} \mathrm{C}$.

## Light-Load Operation

Under light loads, when FSYNC is connected to AGND and the converters are in buck region, the device starts skipping cycles to maintain high efficiency. After the device detects 32 consecutive zero crossings of the inductor current, it enters PFM mode. During this mode, the peak inductor current limit is changed to $\sim 480 \mathrm{~mA}$ ( $\sim 240 \mathrm{~mA}$ for the 0.6A MAX20039) and inductor current is prevented from going negative. This causes the output voltage to rise. Once the output voltage rises above $103 \%$ of the regulation value, the device stops switching. The switching resumes once the output voltage falls below $101 \%$ of the regulation value. The load current at which the device enters PFM mode depends on the inductor current and inductor used.

## Soft-Start

A fixed-frequency auxiliary oscillator determines the soft-start time for the converters; hence, all output voltages and frequency have a 7 ms (typ) soft-start time.

## Overvoltage Protection

The converters come with a cycle-by-cycle overvoltage protection. A dedicated internal comparator monitors the output voltage with fixed thresholds. If the output voltage goes higher than 108\% (typ) of the regulated value, the buck highside switch (DH1) and boost low-side switch (DL2) are turned off. The switching is turned off until the output voltage falls below $105 \%$ (typ) of the regulated value.

## Short-Circuit Protection

The converters continuously monitors the DH1 current for a quick and robust short-circuit protection. If the input current consecutively hits the peak current limit 16 times and the output voltage is less than $60 \%$ of the regulation value, the device stops switching and enters hiccup mode. The autoretry time in hiccup mode is 26 ms (typ).

## Applications Information

## Inductor Selection

Design of the inductor is a compromise between the size, efficiency, control, bandwidth, and stability of the converter. For a buck-boost application, selecting the right value of inductor becomes even more critical due to the presence of right-half-plane (RHP) zero in boost and buck-boost mode. A bigger inductance value would reduce RMS current loss in MOSFETs, core, and winding losses in the inductor. On the other hand, it slows the control loop and reduces the frequency of the RHP zero, which can cause stability concerns.
Start the selection of the inductor based on the inductor current ripple as a percentage of the maximum inductor current in buck and boost modes using Equations 1 and 2. Typically, $40 \%$ ripple of the maximum inductor current is a good compromise between speed and efficiency.

## Equation 1:

$L_{\text {BUCK }}>\frac{\left(v_{\text {IN }}-v_{\text {MAX }}\right) \times v_{\text {OUT }}}{f_{\text {SW }} \times /_{\text {LMAX }} \times \% \Delta I_{\text {RIPPLE }} \times V_{\text {IN }}}{ }_{\text {MAX }}$
Select the final value of inductance considering the ripple in both regions of operation, including RHP zero. Once the final value of inductance is selected, calculate the peak inductor current and choose an inductor with saturation current $\approx 20 \%$ more than the peak inductor current and the low DCR.

## Peak Inductor Current

Inductors are rated for maximum saturation current. The maximum inductor current equals maximum load current, in addition to half of the peak-to-peak ripple current. For the selected inductance value, the actual peak is calculated as shown in Equation 2.

## Equation 2:

$I_{\text {LPEAK }}=\frac{v_{\mathrm{OUT}} \times I_{\mathrm{OUT}}}{v_{\mathrm{IN}_{\mathrm{MIN}}}}+\frac{v_{\mathrm{IN}_{\mathrm{MIN}}} \times\left(1-\frac{v_{\mathrm{IN}_{\mathrm{MIN}}}}{\mathrm{VOUT}}\right)}{L \times f_{\mathrm{SW}} \times 2}$

## Input Capacitor Design

The input capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the circuit switching. For operation in buck mode, the input capacitor sees discontinuous input current and should be designed to handle the input RMS current given by Equation 3.

## Equation 3:

$I_{\mathrm{RMS}}=\frac{I_{\mathrm{LOAD}} \times \sqrt{V_{\mathrm{OUT}} \times\left(V_{\mathrm{IN}}-V_{\mathrm{OUT}}\right)}}{V_{\mathrm{IN}}}$
The maximum input RMS current occurs at $\mathrm{V}_{\text {IN }}=2 \times \mathrm{V}_{\text {OUT }}$ given by Equation 4 .

## Equation 4:

$I_{\text {RMS }}=\frac{I_{\text {LOAD }}}{2}$

## Output Capacitor Design

To calculate the worst-case minimum output capacitance in "deep" boost mode ( $\mathrm{V}_{\mathrm{IN}}$-MIN and heavy load current), see Equation 5.

## Equation 5:

# Automotive, 2 V to $36 \mathrm{~V}, 2.2 \mathrm{MHz}, 0.6 \mathrm{~A} / 1.2 \mathrm{~A}$ BuckBoost Converters with Integrated H-Bridge Architecture 

$C_{\text {OUT-MIN }} \geq \frac{{ }^{\text {OUT }_{\text {MAX }}} \times D_{\text {MAX }}}{f_{\text {SW }} \times \Delta V_{\text {OUT }}}$
where: $\mathrm{D}_{\text {MAX }}=0.98$ A lower output capacitance can be used if not operating in a deep-boost-mode state.
The output-filter capacitor must have low enough equivalent series resistance (ESR) to meet output-ripple and loadtransient requirements. The allowable output-voltage ripple, and the maximum deviation of the output voltage during loadstep currents, determines the output capacitance and its ESR. The output ripple comprises $\Delta \mathrm{V}_{\mathrm{Q}}$ (caused by the capacitor discharge) and $\Delta V_{\text {ESR }}$ (caused by the ESR of the output capacitor). The output capacitance must be high enough to absorb the inductor energy while transitioning from full-load to no-load conditions, without tripping the overvoltagefault protection. Use low-ESR ceramic or aluminum electrolytic capacitors at the output. When using high-capacitance, low-ESR capacitors, the filter capacitor's ESR dominates the output-voltage ripple, so the size of the output capacitor depends on the maximum ESR required to meet the output-voltage ripple ( $\mathrm{V}_{\text {RIPPLE(P-P) }}$ ) specifications.

## Equation 6:

$V_{\text {RIPPLE }(P-P)}=E S R \times I_{\text {OUT }_{\text {MAX }}} \times \operatorname{LIR}$
where: $\mathrm{LIR}=0.4$ (LIR is the ratio of P-P ripple current with maximum inductor current; $40 \%$ or 0.4 is a good assumption for this parameter) The actual capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology. Thus, the capacitor is usually selected by ESR and voltage rating rather than by capacitance value. For aluminum electrolytic capacitors, the entire output ripple is contributed by $\Delta V_{E S R}$. If using ceramic capacitors, assume the contribution to the output ripple voltage from the ESR and the capacitor discharge to be equal. When using low-capacity filter capacitors, such as ceramic capacitors, size is usually determined by the capacity needed to prevent voltage droop and voltage rise from causing problems during load transients. Generally, once enough capacitance is added to meet the overshoot requirement, undershoot at the rising load edge is no longer a problem. However, low-capacity filter capacitors typically have high-ESR zeros that can affect the overall stability.

## Output-Voltage Setting

Connect FB to $\mathrm{V}_{\mathrm{CC}}$ to enable the fixed output voltage ( 5 V ) set by a preset internal resistive voltage-divider connected between the feedback pin (FB) and AGND. To externally adjust the output voltage between 4 V and 15 V , connect a resistive divider from the output (OUT) to FB to $A G N D$. Calculate $\mathrm{R}_{\mathrm{FB} 1}$ and $\mathrm{R}_{\mathrm{FB} 2}$ using Equation 7 .

## Equation 7:

$R_{\mathrm{FB} 1}=R_{\mathrm{FB} 2}\left[\left(\frac{V_{\mathrm{OUT}}}{V_{\mathrm{FB}}}\right)-1\right]$
where: $\mathrm{V}_{\mathrm{FB}}=1.25 \mathrm{~V}$ (typ) and $\mathrm{R}_{\mathrm{FB} 2}$ is $<50 \mathrm{k} \Omega$ and can be typically set to $10 \mathrm{k} \Omega$. See Figure 1 .


Figure 1. Setting the Output Voltage

## Error-Amplifier Compensation Design for the MAX20040

The MAX20040 converter uses an internal transconductance amplifier, with its inverting input and output terminals available to the user for external frequency compensation (see Figure 2).


Figure 2. Compensation Network
The controller uses a peak current-mode-controlled architecture that regulates the output voltage by forcing the required current through the external inductor. Current-mode control splits the double pole in the feedback loop caused by the inductor and output capacitor into two single poles. One of the poles is moved to a high frequency outside the typical bandwidth of the converter, making it a single-pole system. This makes compensation easy with just Type II required to compensate the loop. In boost-mode, an extra right half-plane (RHP) zero is introduced by the power stage that adds extra phase delay in the control loop. To avoid any significant effect of the RHP zero on the converter stability, the compensation is designed such that the bandwidth is approximately $1 / 4$ th of the worst-case RHP zero frequency.
The design of external compensation requires some iterations to reach an optimized design. Care must be taken while designing the compensation for working in deep-boost mode and heavy load (VIN-MIN), as RHP zero frequency reduces.
A convenient way to design compensation for both buck and boost modes is to design the compensation at minimum input voltage and heavy load (deep-boost mode). At this operating point, RHP zero is at its lowest frequency. Design the compensation to achieve a bandwidth of $1 / 5$ th or lower of the RHP zero frequency. The closed-loop gain of the converter would be a combination of the power-stage gain of the converter and error-amplifier gain, where the converter's frequencies are shown below.
Equation 8 :
$f_{\mathrm{pBOOST}}=\frac{2}{2 \pi \times R_{\mathrm{LOAD}} \times C_{\mathrm{OUT}}}$
$f_{\mathrm{ZMOD}}=\frac{1}{2 \pi \times E S R \times C_{\mathrm{OUT}}}$
$f_{\mathrm{zRHP}}=\frac{R_{\mathrm{LOAD}} \times(1-D)^{2}}{2 \pi \times L}$
Where the error-amplifier's frequencies are:
Equation 9:
$f_{\text {pdEA }}=\frac{1}{2 \pi \times\left(R_{\text {O_EA }} / / R_{C}\right) \times C_{C}}$
where:
RO_EA is the output impedance of the error amplifier and is $18 \mathrm{M} \Omega$ (typ). The parallel resistance of the RO_EA and RC leaves $R C$ as the dominating factor. A simplified equation can be: $f_{\mathrm{pdEA}}=1 /\left(2 \pi \times R_{C} \times C_{C}\right)$.
Equation 10:
$f_{z E A}=\frac{1}{2 \pi \times R_{C} \times C_{C}}$
$f_{\mathrm{pEA}} \cong \frac{1}{2 \pi \times R_{C} \times C_{F}}$
if CF $\ll C C$
To properly design for stability, use the following list of instructions (see Table 1 for a design example):

# Automotive, 2 V to $36 \mathrm{~V}, 2.2 \mathrm{MHz}, 0.6 \mathrm{~A} / 1.2 \mathrm{~A}$ BuckBoost Converters with Integrated H-Bridge Architecture 

1. Calculate the minimum inductance needed (L).
2. Calculate the right-half-place zero ( $\mathrm{f}_{\mathrm{zRHP}}$ ) inherent to the boost converter.
3. Place the crossover frequency ( $\mathrm{f}_{\mathrm{C}}$ ) such that it is $1 / 5$ th or lower of $\mathrm{f}_{\mathrm{zRHP}}$.
4. Calculate the remaining power-stage factors ( $\mathrm{f}_{\mathrm{pBOOST}}$ and $\mathrm{f}_{\mathrm{zMOD}}$ ).
5. Set the bandwidth to $1 / 5$ th or lower of the RHP: $f_{B W}=f_{z R H P} / 5$.
6. Select the error-amplifier compensation such that:

- $\mathrm{f}_{\mathrm{zEA}}$ is $1 / 3 \mathrm{rd}$ of $\mathrm{f}_{\mathrm{C}}$.
- Once the error-amplifier zero is known, calculate $f_{p d E A}$.
- $f_{p E A}$ is placed high enough to not interfere with the buck-mode frequency response. In boost-only mode, $f_{p E A}$ can be placed at $\mathrm{f}_{\mathrm{ZMOD}}$ or $\mathrm{f}_{\mathrm{ZRHP}}$, which is the lower frequency.
Start the design by setting the output voltage and switching frequency for the controller. Selecting $R_{\text {FB2 }}=10 \mathrm{k} \Omega$ gives $R_{\text {FB1 }}=54.2 \mathrm{k} \Omega$, using Equation 7 , to set the output voltage to 8 V . Connect a $73.2 \mathrm{k} \Omega$ between pin $\mathrm{R}_{\mathrm{FSW}}$ and AGND to set the switching frequency to 400 kHz .
Table 1. Design Example

| PARAMETERS | VALUE |
| :---: | :---: |
| $\mathrm{V}_{\text {OUT }}$ | 8 V |
| $\mathrm{f}_{\text {SW }}$ | 400 kHz |
| $\mathrm{V}_{\text {SUP }}$ | 3 V to 18 V |
| $\mathrm{I}_{\text {OUT }}$ | $1.2 \mathrm{~A}(\mathrm{max})$ |

## Inductor Design

Start the inductor selection by assuming 40\% current ripple in buck mode. Use Equations 11 and 12 for the minimum inductance.

## Equation 11:

$L_{\text {BUCK }}>\frac{\left(V_{\text {IN }}-V_{\text {MAX }}\right) \times V_{\text {OUT }}}{f_{\text {SW }} \times I_{L_{\text {MAX }}} \times \% \Delta I_{\text {RIPPLE }} \times V_{\text {IN }_{\text {MAX }}}}=23 \mu \mathrm{H}$
Using the above calculation, select the closest standard value of $22 \mu \mathrm{H}$.

## Equation 12:


Select an inductor where saturation (ISAT) current is at least 20\% higher than the peak inductor current.
For a converter operating in boost mode, the inductor selection determines the right half-plane frequency and hence the stability of the converter in deep-boost mode. Calculate the RHP zero frequency in deep-boost mode using the calculated inductor value shown in Equation 13.

## Equation 13:

$f_{\mathrm{zRHP}}=\frac{R_{\mathrm{LOAD}} \times(1-D)^{2}}{2 \pi \times L}=6.6 \mathrm{kHz}$
With RHP zero at 6.6 kHz , the loop crossover frequency ( $\mathrm{f}_{\mathrm{C}}$ ) must be less than $1 / 5$ th or lower of the RHP zero frequency in deep-boost mode for stable operation.

## Output Capacitor Design

With a maximum duty cycle of 0.98 and under the worst-case condition (low $\mathrm{V}_{\mathrm{IN}}$, heavy load current), calculate the minimum output capacitance following Equation 14.

## Equation 14:

$C_{\text {OUT_MIN }}=\frac{I_{\text {OUT }}^{\text {MAX }}}{} \times D_{\text {MAX }} .(18 \mu \mathrm{~F}$

## Error-Amplifier Compensation Design

Start the compensator design by calculating the critical frequencies for boost power stage at minimum input voltage and maximum load (see Equation 15).

## Equation 15:

$f_{\mathrm{pBOOST}}=\frac{2}{2 \pi \times R_{\mathrm{LOAD}} \times \mathrm{C}_{\mathrm{OUT}}}=415 \mathrm{~Hz}$
$f_{\mathrm{zMOD}}=\frac{1}{2 \pi \times \mathrm{ESR} \times \mathrm{C}_{\mathrm{OUT}}}=337 \mathrm{kHz}$
With RHP zero at 6.6 kHz , the target bandwidth ( $\mathrm{f}_{\mathrm{C}}$ ) for the closed-loop converter should be $\leq 1.32 \mathrm{kHz}$ ( $1 / 5 \mathrm{th}$ of the RHP) for stable operation. The zero of the error amplifier must be placed well below the bandwidth to give enough phase boost at the crossover frequency. Typically, the zero is placed close to the low-frequency pole. In such a case, resistor $\mathrm{R}_{\mathrm{C}}$ of the compensation can be calculated using Equation 16.

## Equation 16:

$R_{C}=2 \pi \times f_{C} \times \frac{R_{\mathrm{CB}} \times C_{\mathrm{OUT}}}{\mathrm{gm} \times\left(1-D_{\mathrm{BOOST})}\right)} \times \frac{\left(R_{\mathrm{FB} 2}+R_{\mathrm{FB} 1}\right)}{R_{\mathrm{FB} 2}}=13.92 \mathrm{k} \Omega$
where: $\mathrm{R}_{\mathrm{CS}}=0.6 \Omega$ and $\mathrm{gm}_{\mathrm{m}}=712 \mu \mathrm{~S}$ (typ) (or $750 \mu \mathrm{~S}$ (typ) from the Electrical Characteristics table can be used).
Choosing $\mathrm{f}_{\mathrm{C}}=1.32 \mathrm{kHz}$ and placing the $\mathrm{f}_{\mathrm{ZEA}}$ at 440 Hz ( $1 / 3 \mathrm{rd}$ the $\mathrm{f}_{\mathrm{C}}$ ), the result is shown in Equation 17.

## Equation 17:

$C_{C}=\frac{1}{2 \pi \times R_{C} \times f_{\mathrm{ZEA}}}=26 \mathrm{nF}$
$C_{F}$ decides the location of the high-frequency pole. Select the high-frequency-pole location higher than the bandwidth in buck mode so it does not affect the phase margin and helps attenuate any high-frequency noises. Setting $\mathrm{f}_{\mathrm{pEA}}$ to 100 kHz is typically sufficient.

## Equation 17:

$C_{F}=\frac{1}{2 \pi \times R_{C} \times f_{\mathrm{pEA}}}=114 \mathrm{pF}$
For this particular application, select the error amplifier's compensation as (approximating to closest standard values):
$R_{C}=15 \mathrm{k} \Omega, C_{C}=22 n F$, and $C_{F}=100 \mathrm{pF}$

## PCB Layout Guidelines

Careful PCB layout is critical to achieve low switching losses and clean, stable operation. Use a multilayer board whenever possible for better noise immunity and power dissipation. Follow these guidelines for good PCB layout:

1. Use a large contiguous copper plane under the device package. Ensure that all heat-dissipating components have adequate cooling. The bottom pad of the device must be soldered down to this copper plane for effective heat dissipation and to achieve full power out of the device. Use multiple vias or a single large via in this plane for heat dissipation.
2. Isolate the power components and high-current path from the sensitive analog circuitry. This is essential to prevent any noise coupling into the analog signals.
3. Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation. The high-current path comprising input capacitor, high-side FET, inductor, and output capacitor should be as short as possible.
4. Keep the power traces and load connections short. This practice is essential for high efficiency. Use thick copper PCBs (2oz vs. 1oz) to enhance full-load efficiency.
5. The analog signal lines should be routed away from the high-frequency planes. This ensures integrity of sensitive signals feeding back into the device.
6. The ground connection for the analog and power section should be close to the device. This keeps the ground-current loops to a minimum. In cases where only one ground is used, adequate isolation between analog return signals and high-power signals must be maintained.

Ordering Information

| PART | PINPACKAGE | $\begin{gathered} \text { VOUT }_{\text {OUS }} \\ \text { (ADJUSTABLE } \end{gathered}$ | fsw | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \\ & (\mathrm{~V}) \end{aligned}$ | VOUT (DEFAULT) | CURRENT <br> (A) | $\begin{gathered} \hline \text { ILIM (A) } \\ (\mathrm{min}) \end{gathered}$ | MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MAX20039ATPA/ <br> VY+ | 20 SWTQFNEP* | 4 to 9 | $\begin{aligned} & \hline 200 \mathrm{kHz} \text { to } \\ & 2.2 \mathrm{MHz} \end{aligned}$ | $\begin{gathered} \hline 2 \text { to } \\ 36 \end{gathered}$ | 5 | 0.6 | 0.9 | FPWM only |
|  |  | 9 to 12 | < 500 kHz | $\begin{gathered} 8 \text { to } \\ 36 \end{gathered}$ |  |  |  |  |
| MAX20039BATPA/ VY+ | $\begin{gathered} 20 \\ \text { SWTQFN- } \\ E P^{*} \end{gathered}$ | 4 to 12 | $\begin{gathered} 200 \mathrm{kHz} \text { to } \\ 2.2 \mathrm{MHz} \end{gathered}$ | $\begin{gathered} 2 \text { to } \\ 36 \end{gathered}$ | 5 | 0.6 | 0.9 | SKIP or FPWM |
| MAX20039BATPB/ VY+ | 20 SWTQFNEP* | 4 to 15 | $\begin{aligned} & 200 \mathrm{kHz} \text { to } \\ & 2.2 \mathrm{MHz} \end{aligned}$ | $\begin{gathered} 2 \text { to } \\ 36 \end{gathered}$ | 5 | 0.6 | 0.9 | SKIP or FPWM |
| MAX20040ATPA/ <br> VY+ | $\underset{\substack{20 \\ \text { SWTQFN- } \\ \text { EP* }^{*}}}{\text { and }}$ | 4 to 9 | $\begin{gathered} 200 \mathrm{kHz} \text { to } \\ 2.2 \mathrm{MHz} \end{gathered}$ | $\begin{gathered} 2 \text { to } \\ 36 \\ \hline \end{gathered}$ | 5 | 1.2 | 1.9 | FPWM only |
|  |  | 9 to 12 | < 500kHz | $\begin{gathered} 8 \text { to } \\ 36 \end{gathered}$ |  |  |  |  |
| MAX20040BATPA/ VY+ | $\begin{gathered} 20 \\ \text { SWTQFN- } \\ \text { EP* } \end{gathered}$ | 4 to 12 | $\begin{aligned} & 200 \mathrm{kHz} \text { to } \\ & 2.2 \mathrm{MHz} \end{aligned}$ | $\begin{gathered} 2 \text { to } \\ 36 \end{gathered}$ | 5 | 1.2 | 1.9 | SKIP or FPWM |
| MAX20040BATPB/ VY+ | $\begin{gathered} 20 \\ \text { SWTQFN- } \\ E P^{*} \end{gathered}$ | 4 to 15 | $\begin{aligned} & 200 \mathrm{kHz} \text { to } \\ & 2.2 \mathrm{MHz} \end{aligned}$ | $\begin{gathered} 2 \text { to } \\ 36 \end{gathered}$ | 5 | 1.2 | 1.9 | SKIP or FPWM |
| MAX20040DATPA/ VY+ | $\begin{gathered} 20 \\ \text { SWTQFN- } \\ E P^{*} \end{gathered}$ | 4 to 12 | $\begin{gathered} 200 \mathrm{kHz} \text { to } \\ 2.2 \mathrm{MHz} \end{gathered}$ | $\begin{gathered} 2 \text { to } \\ 36 \end{gathered}$ | 5 | 1.2 | 2.5 | SKIP or FPWM |
| MAX20040FATPA/ VY+ | $\begin{gathered} 20 \\ \text { SWTQFN- } \end{gathered}$ | 4 to 12 | $\begin{aligned} & 200 \mathrm{kHz} \text { to } \\ & 2.2 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 2 \text { to } \\ & 36 \end{aligned}$ | 5 | 1.2 | 1.9 | SKIP or FPWM |

Note: All devices operate over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ automotive temperature range.
$\checkmark$ Denotes an AEC-Q100 automotive-qualified part.
+Denotes a lead(Pb)-free/RoHS-compliant package.
SW = Side-wettable package.
*EP = Exposed pad.

- Supports Input Transients below UVLO (1.95V)


## Revision History

| REVISION NUMBER | REVISION DATE | DESCRIPTION | PAGES CHANGED |
| :---: | :---: | :---: | :---: |
| 0 | 3/18 | Initial release | - |
| 1 | 3/18 | Updated MAX20040ATPB/VY+ in Ordering Information | 19 |
| 2 | 5/18 | Updated data sheet title (changed 2.1 MHz to 2.2 MHz ), Typical Operating Circuit, Current Sense section in the Electrical Characteristics, Note 5, TOCs 21-34 in Typical Operating Characteristics, Pin Description, Light-Load Operation, Error-Amplifier Compensation Design for the MAX20040, Inductor Design, Error-Amplifier Compensation Design, and Ordering Information sections | 1-20 |
| 3 | 7/18 | Removed future product status from the MAX20040CATPA/VY+ variant in Ordering Information | 19 |
| 4 | 10/18 | Added Notes 1 and 2, changed BST1 to LX1, BST2 to LX2 (from -03V to +6 V to -03 V to +5 V ), and deleted the BST1 and BST2 rows in the Absolute Maximum Ratings section, renumbering the remaining notes through end of Electrical Characteristics; replaced diodes going from Supply Switchover block to Control Logic block in Functional Block Diagram with pMOS symbols; changed fSW (from 500 MHz to 500 kHz ) for the MAX20040CATPA/VY+ variant in Ordering Information | 3-5, 13, 19 |
| 5 | 3/19 | Updated General Description, Benefits and Features, Electrical Characteristics, Typical Operating Characteristics, Detailed Description, and Ordering Information | $\begin{gathered} 1,3-10, \\ 12-17 \end{gathered}$ |
| 6 | 4/19 | Removed future-part designation from MAX20040BATPA/VY+ and MAX- 20040DATPA/ VY+ in Ordering Information | 17 |
| 7 | 5/19 | Added adjustable VOUT column to Ordering Information | 17 |
| 8 | 5/19 | Removed future-part designation from MAX20039BATPA/VY+ in Ordering Information | 17 |
| 9 | 8/19 | Updated General Description, Electrical Characteristics, Detailed Description, and Applications Information; added future-parts MAX20039BATPB/VY+ and MAX20040BATPB/VY+ to Ordering Information | $\underset{17}{1,5,12,14}$ |
| 10 | 12/19 | Removed all remaining future-part notation from Ordering Information | 17 |
| 11 | 9/20 | Updated Equation 9 in Applications Information and VOUT (ADJUSTABLE) column in Ordering Information | 16, 19 |
| 12 | 10/21 | Updated Electrical Characteristics and Ordering Information | 4, 6, 19 |
| 13 | 2/22 | Updated Ordering Information | 19 |
| 14 | 9/22 | Updated Ordering Information | 19 | assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Voltage Regulators category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X MP2374DS-LF-Z EN6310QA NCP81108MNTXG NCP81109BMNTXG FAN48610BUC45X FAN48617UC50X R3 KE177614 MPQ4423GQ-AEC1-Z FAN53611AUC12X MAX809TTR NCV891234MW50R2G AST1S31PUR NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG SCY1751FCCT1G NCP81109JMNTXG MP2161AGJ-

Z NCP81241MNTXG MP2388GQEU-Z MPQ4481GU-AEC1-P MP8756GD-P MPQ2171GJ-P MPQ2171GJ-AEC1-P MP2171GJ-P NCV1077CSTBT3G MP28160GC-Z MPM3509GQVE-AEC1-P XCL207A123CR-G XDPE132G5CG000XUMA1 XDPE12284C0000XUMA1 LTM4691IV\#PBF MP5461GC-P MP28301GG-P MIC23356YFT-TR ISL95338IRTZ MP3416GJ-P BD9S201NUX-CE2 ISL9113AIRAZ-T MP5461GC-Z MPQ2172GJ-AEC1-Z MPQ4415AGQB-Z MPQ4590GS-Z

IR3888AMTRPBFAUMA1 MPQ4409GQBE-AEC1-P FAN53526UC224X

