

3A, Ultra Low Dropout (0.23V Typical) Linear Regulator

### **Features**

- Compatible with APL5913
- Ultra Low Dropout
   0.23V(typical) at 3A Output Current
- Low ESR Output Capacitor (Multi-layer Chip Capacitors (MLCC)) Applicable
- 0.8V Reference Voltage
- High Output Accuracy
   ±1.5% over Line, Load, and Temperature Range
- Fast Transient Response
- Adjustable Output Voltage
- Power-On-Reset Monitoring on Both VCNTL and VIN Pins
- Internal Soft-Start

**Applications** 

- Current-Limit and Short Current-Limit Protections
- Thermal Shutdown with Hysteresis
- Open-Drain VOUT Voltage Indicator (POK)
- Low Shutdown Quiescent Current (<30 mA)
- Shutdown/Enable Control Function

Front Side Bus VTT (1.2V/3A)

**Note Book PC Applications** 

**Motherboard Applications** 

- Simple SOP-8P and TDFN3x3-10 Packages with Exposed Pad
- Lead Free and Green Devices Available
  (RoHS Compliant)

### **General Description**

The APL5930 is a 3A ultra low dropout linear regulator. The IC needs two supply voltages, one is a control voltage  $(V_{CNTL})$  for the control circuitry, the other is a main supply voltage  $(V_{IN})$  for power conversion, to reduce power dissipation and provide extremely low dropout voltage.

The APL5930 integrates many functions. A Power-On-Reset (POR) circuit monitors both supply voltages on VCNTL and VIN pins to prevent erroneous operations. The functions of thermal shutdown and current-limit protect the device against thermal and current over-loads. A POK indicates the output voltage status with a delay time set internally. It can control other converter for power sequence. The APL5930 can be enabled by other power systems. Pulling and holding the EN voltage below 0.4V shuts off the output.

The APL5930 is available in a SOP-8P package which features small size as SOP-8 and an Exposed Pad to reduce the junction-to-case resistance to extend power range of applications.

# Simplified Application Circuit



ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.



# **Pin Configuration**



# **Ordering and Marking Information**

APL5930	Assembly Material Handling Code Temperature Range Package Code	Package Code KA : SOP-8P QB : TDFN3x3-10 Operating Ambient Temperature Range I : -40 to 85 °C Handling Code TR : Tape & Reel Assembly Material G : Halogen and Lead Free Device
APL5930 KA :	APL5930 XXXXX	XXXXX - Date Code
APL5930 QB :	APL 5930 XXXXX	XXXXX - Date Code

Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

### Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit
V <sub>IN</sub>	VIN Supply Voltage (VIN to GND)	-0.3 ~ 6	V
V <sub>CNTL</sub>	VCNTL Supply Voltage (VCNTL to GND)	-0.3 ~ 7	V
V <sub>OUT</sub>	VOUT to GND Voltage	-0.3 ~ V <sub>IN</sub> +0.3	V
	POK to GND Voltage	-0.3 ~ 7	V
	EN, FB to GND Voltage	-0.3 ~ V <sub>CNTL</sub> +0.3	V
PD	Power Dissipation	3	W
I <sub>OUT(PK)</sub>	VOUT Peak Current (<30µs)	9	А
TJ	Maximum Junction Temperature	150	°C
T <sub>STG</sub>	Storage Temperature	-65 ~ 150	°C
T <sub>SDR</sub>	Maximum Lead Soldering Temperature, 10 Seconds	260	°C

Note1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



# **Thermal Characteristics**

Symbol	Parameter	Typical Value	Unit
	Junction-to-Ambient Resistance in Free Air (Note 2)		
$\theta_{JA}$	SOP-8P	42	°C/W
	TDFN3x3-10	60	
	Junction-to-Case Resistance in Free Air (Note 3)		
$\theta_{\text{JC}}$	SOP-8P	7	°C/W
	TDFN3x3-10	8	

Note 2:  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. The exposed pad of SOP-8P/TDFN3x3-10 is soldered directly on the PCB.

# **Recommended Operating Conditions**

Symbol	Pai	Parameter			
V <sub>CNTL</sub>	VCNTL Supply Voltage		3.0 ~ 5.5	V	
V <sub>IN</sub>	VIN Supply Voltage		1.2 ~ 5.5	V	
V <sub>OUT</sub>	VOUT Output Voltage (when $V_{CNTL}$ - $V_{OL}$	<sub>JT</sub> >1.9V)	$0.8 \sim V_{IN} - V_{DROP}$	V	
1		Continuous Current	0 ~ 3	A	
OUT	Peak (	Peak Current	0 ~ 4		
		$I_{OUT}$ = 3A at 25% nominal V <sub>OUT</sub>	8 ~ 1100	μF	
C <sub>OUT</sub>	VOUT Output Capacitance	$I_{OUT}$ = 2A at 25% nominal V <sub>OUT</sub>	8 ~ 1700		
		8 ~ 2400			
ESR <sub>COUT</sub>	ESR of VOUT Output Capacitor	0 ~ 200	mΩ		
T <sub>A</sub>	Ambient Temperature	-40 ~ 85	°C		
TJ	Junction Temperature		-40 ~ 125	°C	

# **Electrical Characteristics**

Unless otherwise specified, these specifications apply over  $V_{CNTL}=5V$ ,  $V_{IN}=1.8V$ ,  $V_{OUT}=1.2V$  and  $T_{A}=-40 \sim 85$  °C. Typical values are at  $T_{A}=25$ °C.

Symbol	Parameter	Test Conditions		Unit		
Symbol	Parameter Test Conditions		Min.	Тур.	Max.	Onit
SUPPLY C	URRENT					
I <sub>VCNTL</sub>	VCNTL Supply Current	EN = VCNTL, I <sub>OUT</sub> =0A	-	1.0	1.5	mA
I <sub>SD</sub>	VCNTL Supply Current at Shutdown	EN = GND	-	15	30	μΑ
	VIN Supply Current at Shutdown	EN = GND	-	-	1	μA
POWER-ON-RESET (POR)						
	Rising VCNTL POR Threshold		2.5	2.7	2.9	V
	VCNTL POR Hysteresis		-	0.4	-	V
	Rising VIN POR Threshold		0.8	0.9	1.0	V
	VIN POR Hysteresis		-	0.5	-	V



**Electrical Characteristics (Cont.)** Unless otherwise specified, these specifications apply over  $V_{CNTL}$ =5V,  $V_{IN}$ =1.8V,  $V_{OUT}$ = 1.2V and  $T_A$ = -40 ~ 85 °C. Typical values are at  $T_A = 25^{\circ}C$ .

	-	Tast Conditions		APL5930	)			
Symbol	Parameter		Test Conditio	ons	Min.	Тур.	Max.	Unit
OUTPU	T VOLTAGE							
V <sub>REF</sub>	Reference Voltage	FB=VOUT			-	0.8	-	V
	Output Voltage Accuracy	V <sub>CNTL</sub> =3.0 ~ T <sub>J</sub> = -40~12	5.5V, I <sub>OUT</sub> = 0~3A 5°C	λ,	-1.5	-	+1.5	%
	Load Regulation	I <sub>OUT</sub> =0A ~3A	Ą		-	0.06	0.25	%
	Line Regulation	I <sub>OUT</sub> =10mA,	V <sub>CNTL</sub> = 3.0 ~ 5.5	V	- 0.15	-	+ 0.15	%/V
	VOUT Pull-low Resistance	V <sub>CNTL</sub> =5V, \	/ <sub>EN</sub> =0V, V <sub>OUT</sub> <0.8	V	-	85	-	Ω
	FB Input Current	V <sub>FB</sub> =0.8V			-100	-	100	nA
DROPO	UT VOLTAGE							
			<u>у</u> о гу	T <sub>J</sub> =25°C	-	0.26	0.31	
			V <sub>OUT</sub> =2.5V	T <sub>J</sub> =-40~125°C	-	-	0.42	
		V <sub>CNTL</sub> =5.0V,	V 1.9V	T <sub>J</sub> =25°C	-	0.24	0.29	V
V DROP	VIN-to-vOOT Dropout voltage	I <sub>OUT</sub> =3A	V <sub>OUT</sub> =1.8V	T <sub>J</sub> =-40~125°C	-	-	0.40	v
		$V_{OUT}=1.2V \qquad \frac{T_{J}=25^{\circ}C}{T_{J}=-40\sim125^{\circ}C}$		T <sub>J</sub> =25°C	-	0.23	0.28	
			T <sub>J</sub> =-40~125°C	-	-	0.38		
	Current Limit Louis	TJ=25°C	T_J=25°C		4.7	5.7	6.7	•
LIM	Current-Limit Level	T <sub>J</sub> = -40 ~ 12	T <sub>J</sub> = -40 ~ 125°C			-	-	А
PROTE	CTIONS							
I <sub>SHORT</sub>	Short Current-Limit Level	V <sub>FB</sub> <0.2V			-	1.1	-	А
	Short Current-Limit Blanking Time	From begin	ning of soft-start		0.6	1.5	-	ms
T <sub>SD</sub>	Thermal Shutdown Temperature	T <sub>J</sub> rising			-	170	-	°C
	Thermal Shutdown Hysteresis				-	50	-	°C
ENABL	E AND SOFT-START					•		
V <sub>EN</sub>	EN Logic High Threshold Voltage	$V_{\text{EN}}$ rising			0.5	0.8	1.1	V
	EN Hysteresis				-	0.1	-	V
	EN Pull-High Current	EN=GND			-	3	-	μA
t <sub>ss</sub>	Soft-Start Interval	V <sub>OUT</sub> =10% to 90%			0.3	0.6	1.2	ms
	Turn On Delay	From being enabled to $V_{OUT}$ rising 10%			60	120	230	μs
POWER	-OK AND DELAY					•		
V <sub>THPOK</sub>	Rising POK Threshold Voltage	$V_{\text{FB}}$ rising			90	92	94	%
	POK Threshold Hysteresis	-			-	8	-	%
	POK Pull-low Voltage	POK sinks	5mA		-	0.25	0.4	V
	POK Debounce Interval	V <sub>FB</sub> <falling< td=""><td>POK voltage thre</td><td>shold</td><td>-</td><td>10</td><td>-</td><td>μs</td></falling<>	POK voltage thre	shold	-	10	-	μs
	POK Delay Time	From $V_{FB} = V_{THPOK}$ to rising edge of the $V_{POK}$			1	2	4	ms



# **Typical Operating Characteristics**









# **Typical Operating Characteristics (Cont.)**



Reference Voltage vs. Junction Temperature



VIN Power Supply Rejection Ratio (PSRR) 0 V<sub>CNTL</sub>=5V V<sub>IN</sub>=1.8V Power Supply Rejection Ratio (dB)  $V_{INPK-PK}^{IN}=100 \text{mV}$   $V_{OUT}=1.2 \text{V}$   $I_{OUT}=3 \text{A}$   $C_{IN}=10 \mu \text{F}$   $C_{IN}=10 \mu \text{F}$ -10 -20  $C_{OUT}^{iii} = 10 \mu F$ -30 -40 -50 -60 1000 10000 100000 1000000 Frequency (Hz)

VCNTL Power Supply Rejection Ratio (PSRR)





# **Operating Waveforms**

Refer to the typical application circuit. The test condition is  $V_{IN}$ =1.8V,  $V_{CNTL}$ =5V,  $V_{OUT}$ =1.2V,  $T_A$ = 25°C unless otherwise specified.



 $\begin{array}{c} \mathsf{CH1:} \mathsf{V}_{\mathsf{CNTL}}, \mathsf{5V/Div}, \mathsf{DC}\\ \mathsf{CH2:} \mathsf{V}_{\mathsf{IN}}, \mathsf{1V/Div}, \mathsf{DC}\\ \mathsf{CH2:} \mathsf{V}_{\mathsf{IN}}, \mathsf{1V/Div}, \mathsf{DC}\\ \mathsf{CH3:} \mathsf{V}_{\mathsf{OUT}}, \mathsf{1V/Div}, \mathsf{DC}\\ \mathsf{CH4:} \mathsf{V}_{\mathsf{POK}}, \mathsf{5V/Div}, \mathsf{DC}\\ \mathsf{TIME:} \mathsf{2ms/Div}\\ \end{array}$ 



**Power Off** 

 $\begin{array}{l} C_{\text{OUT}}{=}10\mu\text{F},\ C_{\text{IN}}{=}10\mu\text{F},\ R_{\text{L}}{=}0.4\Omega\\ \text{CH1:}\ V_{\text{CNTL}},\ 5\text{V/Div},\ \text{DC}\\ \text{CH2:}\ V_{\text{IN}},\ 1\text{V/Div},\ \text{DC}\\ \text{CH3:}\ V_{\text{OUT}},\ 1\text{V/Div},\ \text{DC}\\ \text{CH4:}\ V_{\text{POK}},\ 5\text{V/Div},\ \text{DC}\\ \text{TIME:}\ 2\text{ms/Div} \end{array}$ 



Load Transient Response

$$\begin{split} & I_{OUT}{=}10mA \text{ to } 3A \text{ to } 10mA \text{ (rise / fall time = 1}\mu\text{s}) \\ & C_{OUT}{=}10\mu\text{F}, \text{ } C_{IN}{=}10\mu\text{F} \\ & \text{CH1: } \text{V}_{OUT}, \text{ 50mV/Div, AC} \\ & \text{CH2: } \text{I}_{OUT}, \text{ 1A/Div, DC} \\ & \text{TIME: 50}\mu\text{s/Div} \end{split}$$

#### **Over Current Protection**







# **Operating Waveforms (Cont.)**

Refer to the typical application circuit. The test condition is  $V_{IN}$ =1.8V,  $V_{CNTL}$ =5V,  $V_{OUT}$ =1.2V,  $T_{A}$ = 25°C unless otherwise specified.





### **Pin Description**

•			
	PIN		
N	о.		FUNCTION
SOP-8P	TDFN3x3-10	NAME	
1	-	GND	Ground pin of the circuitry. All voltage levels are measured with respect to this pin.
2	2	FB	Voltage Feedback Pin. Connecting this pin to an external resistor divider receives the feedback voltage of the regulator.
3,4	3,4,5	VOUT	Output pin of the regulator. Connecting this pin to load and output capacitors ( $10\mu$ F at least) is required for stability and improving transient response. The output voltage is programmed by the resistor-divider connected to FB pin. The VOUT can provide 3A (max.) load current to loads. During shutdown, the output voltage is quickly discharged by an internal pull-low MOSFET.
5	6,7,8	VIN	Main supply input pin for voltage conversions. A decoupling capacitor ( $\geq 10\mu F$ recommended) is usually connected near this pin to filter the voltage noise and improve transient response. The voltage on this pin is monitored for Power-On-Reset purpose.
6	10	VCNTL	Bias voltage input pin for internal control circuitry. Connect this pin to a voltage source (+5V recommended). A decoupling capacitor ( $0.1\mu$ F typical) is usually connected near this pin to filter the voltage noise. The voltage at this pin is monitored for Power-On-Reset purpose.
7	1	POK	Power-OK signal output pin. This pin is an open-drain output used to indicate the status of output voltage by sensing FB voltage. This pin is pulled low when output voltage is not within the Power-OK voltage window.
8	9	EN	Active-high enable control pin. Applying and holding the voltage on this pin below the enable voltage threshold shuts down the output. When re-enabled, the IC undergoes a new soft-start process. When leave this pin open, an internal pull-up current (3 $\mu$ A typical) pulls the EN voltage and enables the regulator.
Exposed Pad	-	-	Connect this pad to system VIN or ground plane for good thermal conductivity.
-	Exposed Pad	GND	Ground pin of the circuitry. Connect the exposed pad to the system ground plan with large copper area for dissipating heat into the ambient air.



# **Block Diagram**



# **Typical Application Circuit**



10µF: GRM31MR60J106KE19 Murata



# **Function Description**

#### Power-On-Reset

A Power-On-Reset (POR) circuit monitors both of supply voltages on VCNTL and VIN pins to prevent wrong logic controls. The POR function initiates a soft-start process after both of the supply voltages exceed their rising POR voltage thresholds during powering on. The POR function also pulls low the POK voltage regardless the output status when one of the supply voltages falls below its falling POR voltage threshold.

#### Internal Soft-Start

An internal soft-start function controls rise rate of the output voltage to limit the current surge during start-up. The typical soft-start interval is about 0.6 ms.

#### **Output Voltage Regulation**

An error amplifier works with a temperature-compensated 0.8V reference and an output NMOS regulates output to the preset voltage. The error amplifier is designed with high bandwidth and DC gain provides very fast transient response and less load regulation. It compares the reference with the feedback voltage and amplifies the difference to drive the output NMOS which provides load current from VIN to VOUT.

#### **Current-Limit Protection**

The APL5930 monitors the current flowing through the output NMOS and limits the maximum current to prevent load and APL5930 from damages during current overload conditions.

#### **Short Current-Limit Protection**

The short current-limit function reduces the current-limit level down to 1.1A (typical) when the voltage on FB pin falls below 0.2V (typical) during current overload or short-circuit conditions.

The short current-limit function is disabled for successful start-up during soft-start interval.

#### Thermal Shutdown

A thermal shutdown circuit limits the junction temperature of APL5930. When the junction temperature exceeds +170°C, a thermal sensor turns off the output NMOS, allowing the device to cool down. The regulator regulates the output again through initiation of a new soft-start process after the junction temperature cools by 50°C, resulting in a pulsed output during continuous thermal overload conditions. The thermal shutdown is designed with a 50°C hysteresis to lower the average junction temperature during continuous thermal overload conditions, extending lifetime of the device.

For normal operation, the device power dissipation should be externally limited so that junction temperatures will not exceed +125°C.

#### **Enable Control**

The APL5930 has a dedicated enable pin (EN). A logic low signal applied to this pin shuts down the output. Following a shutdown, a logic high signal re-enables the output through initiation of a new soft-start cycle. When left open, this pin is pulled up by an internal current source ( $3\mu$ A typical) to enable normal operation. It's not necessary to use an external transistor to save cost.

#### **Power-OK and Delay**

The APL5930 indicates the status of the output voltage by monitoring the feedback voltage ( $V_{FB}$ ) on FB pin. As the  $V_{FB}$  rises and reaches the rising Power-OK voltage threshold ( $V_{THPOK}$ ), an internal delay function starts to work. At the end of the delay time, the IC turns off the internal NMOS of the POK to indicate that the output is ok. As the  $V_{FB}$  falls and reaches the falling Power-OK voltage threshold, the IC turns on the NMOS of the POK (after a debounce time of 10µs typical).



# **Application Information**

#### **Power Sequencing**

The power sequencing of VIN and VCNTL is not necessary to be concerned. However, do not apply a voltage to VOUT for a long time when the main voltage applied at VIN is not present. The reason is the internal parasitic diode from VOUT to VIN conducts and dissipates power without protections due to the forward-voltage.

#### **Output Capacitor**

The APL5930 requires a proper output capacitor to maintain stability and improve transient response. The output capacitor selection is dependent upon ESR (equivalent series resistance) and capacitance of the output capacitor over the operating temperature.

Ultra-low-ESR capacitors (such as ceramic chip capacitors) and low-ESR bulk capacitors (such as solid tantalum, POSCap, and Aluminum electrolytic capacitors) can all be used as output capacitors.

During load transients, the output capacitors, depending on the stepping amplitude and slew rate of load current, are used to reduce the slew rate of the current seen by the APL5930 and help the device to minimize the variations of output voltage for good transient response. For the applications with large stepping load current, the low-ESR bulk capacitors are normally recommended.

Decoupling ceramic capacitors must be placed at the load and ground pins as close as possible and the impedance of the layout must be minimized.

#### **Input Capacitor**

The APL5930 requires proper input capacitors to supply current surge during stepping load transients to prevent the input voltage rail from dropping. Because the parasitic inductor from the voltage sources or other bulk capacitors to the VIN pin limit the slew rate of the surge currents, more parasitic inductance needs more input capacitance. Ultra-low-ESR capacitors (such as ceramic chip capaci- tors) and low-ESR bulk capacitors (such as solid tantalum, POSCap, and Aluminum electrolytic capacitors) can all be used as an input capacitor of VIN. For most applications, the recommended input capacitance of VIN is  $10\mu$ F at least.

However, if the drop of the input voltage is not cared, the input capacitance can be less than  $10\mu F$ . More capacitance reduces the variations of the supply voltage on VIN pin.

#### **Setting Output Voltage**

The output voltage is programmed by the resistor divider connected to FB pin. The preset output voltage is calculated by the following equation :

$$V_{OUT} = 0.8 \cdot \left(1 + \frac{R1}{R2}\right) \qquad \qquad \dots \dots \dots (V)$$

Where R1 is the resistor connected from VOUT to FB with Kelvin sensing connection and R2 is the resistor connected from FB to GND. A bypass capacitor(C1) may be connected with R1 in parallel to improve load transient response and stability.



# Layout Consideration

- Please solder the Exposed Pad on the VIN or ground pad on the top-layer of PCBs. The VIN or ground pad must have wide size to conduct heat into the ambient air through the VIN or ground plane and PCB as a heat sink.
- 2. Please place the input capacitors for VIN and VCNTL pins near the pins as close as possible for decoupling high-frequency ripples.
- Ceramic decoupling capacitors for load must be placed near the load as close as possible for decoupling high-frequency ripples.
- 4. To place APL5930 and output capacitors near the load reduces parasitic resistance and inductance for excellent load transient response.
- 5. The negative pins of the input and output capacitors and the GND pin must be connected to the ground plane of the load.
- Large current paths, shown by bold lines on the figure 1, must have wide tracks.
- 7. Place the R1, R2, and C1 near the APL5930 as close as possible to avoid noise coupling.
- 8. Connect the ground of the R2 to the GND pin by using a dedicated track.
- 9. Connect the one pin of the R1 to the load for Kelvin sensing.
- 10. Connect one pin of the C1 to the VOUT pin for reliable feedback compensation.



Refer to the figure 2, the SOP-8P is a cost-effective package featuring a small size like a standard SOP-8 and a bottom exposed pad to minimize the thermal resistance of the package, being applicable to high current applications. The exposed pad must be soldered to the top-layer VIN plane. The copper of the VIN plane on the Top layer conducts heat into the PCB and ambient air. Please enlarge the area of the top-layer pad and the VIN plane to reduce the case-to-ambient resistance ( $\theta_{CA}$ ).



Figure 2

#### **Recommended Minimum Footprint**







# Application Information (Cont.)

### Recommanded Minimum Footprint (Cont.)





# Package Information

SOP-8P



Ş		SOF	2-8P		
M B	MILLIM	ETERS	INCHES		
D L	MIN.	MAX.	MIN.	MAX.	
А		1.60		0.063	
A1	0.00	0.15	0.000	0.006	
A2	1.25		0.049		
b	0.31	0.51	0.012	0.020	
С	0.17	0.25	0.007	0.010	
D	4.80	5.00	0.189	0.197	
D1	2.50	3.50	0.098	0.138	
Е	5.80	6.20	0.228	0.244	
E1	3.80	4.00	0.150	0.157	
E2	2.00	3.00	0.079	0.118	
е	1.27 BSC		0.05	0 BSC	
h	0.25	0.50	0.010	0.020	
L	0.40	1.27	0.016	0.050	
θ	0°C	8°C	0°C	8°C	

Note : 1. Followed from JEDEC MS-012 BA.

2. Dimension "D" does not include mold flash, protrusions or gate burrs.

Mold flash, protrusion or gate burrs shall not exceed 6 mil per side .

3. Dimension "E" does not include inter-lead flash or protrusions.

Inter-lead flash and protrusions shall not exceed 10 mil per side.



# Package Information

#### TDFN3x3-10



Ş	TDFN3x3-10					
Å			INCHES			
6	MIN.	MAX.	MIN.	MAX.		
А	0.70	0.80	0.028	0.031		
A1	0.00	0.05	0.000	0.002		
A3	0.20	REF	0.008 REF			
b	0.18	0.30	0.007	0.012		
D	2.90	3.10	0.114	0.122		
D2	2.20	2.70	0.087	0.106		
E	2.90	3.10	0.114	0.122		
E2	1.40	1.75	0.055	0.069		
е	0.50 BSC		0.02	0 BSC		
L	0.30	0.50	0.012	0.020		
К	0.20		0.008			

Note : 1. Followed from JEDEC MO-229 VEED-5.



# **Carrier Tape & Reel Dimensions**



Application	Α	Н	T1	C	d	D	W	E1	F
	330.0 £.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0 <b>±</b> 0.30	1.75 <b>±</b> 0.10	5.5 <b>±</b> 0.05
SOP-8P	P0	P1	P2	D0	D1	Т	A0	B0	K0
	4.0 <b>±</b> 0.10	8.0 <b>±</b> 0.10	2.0 <b>±</b> 0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	6.40 <b>±</b> 0.20	5.20 <b>±</b> 0.20	2.10 <b>±</b> 0.20
Application	Α	н	T1	С	d	D	w	E1	F
	330.0 £.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0 <b>±</b> 0.30	1.75 <b>±</b> 0.10	5.5 <b>±</b> 0.05
TDFN3x3-10	P0	P1	P2	D0	D1	т	A0	B0	K0
	4.0 ±0.10	8.0 <b>±</b> 0.10	2.0 <b>±</b> 0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	3.30 ±0.20	3.30 ±0.20	1.30 <b>±</b> 0.20

(mm)

# **Devices Per Unit**

Package Type	Unit	Quantity
SOP- 8P	Tape & Reel	2500
TDFN-3x3-10	Tape & Reel	3000



# **Taping Direction Information**

SOP-8P



TDFN3x3-10







# **Classification Profile**





# **Classification Reflow Profiles**

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly			
Preheat & Soak Temperature min (T <sub>smin</sub> ) Temperature max (T <sub>smax</sub> ) Time (T <sub>smin</sub> to T <sub>smax</sub> ) (t <sub>s</sub> )	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds			
Average ramp-up rate (T <sub>smax</sub> to T <sub>P</sub> )	3 °C/second max.	3°C/second max.			
Liquidous temperature (T <sub>L</sub> ) Time at liquidous (t <sub>L</sub> )	183 °C 60-150 seconds	217 °C 60-150 seconds			
Peak package body Temperature (T <sub>p</sub> )*	See Classification Temp in table 1	See Classification Temp in table 2			
Time $(t_P)^{**}$ within 5°C of the specified classification temperature $(T_c)$	20** seconds	30** seconds			
Average ramp-down rate ( $T_p$ to $T_{smax}$ )	6 °C/second max.	6 °C/second max.			
Time 25°C to peak temperature     6 minutes max.     8 minutes max.					
* Tolerance for peak profile Temperature (Tp) is defined as a supplier minimum and a user maximum.					

\*\* Tolerance for time at peak profile temperature (t<sub>p</sub>) is defined as a supplier minimum and a user maximum.

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package Thickness	Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> ³350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> 350-2000	Volume mm <sup>3</sup> >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

# **Reliability Test Program**

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ 125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
ТСТ	JESD-22, A104	500 Cycles, -65°C~150°C
НВМ	MIL-STD-883-3015.7	VHBM 2KV
MM	JESD-22, A115	VMM 200V
Latch-Up	JESD 78	10ms, 1 <sub>tr</sub> 100mA



# **Customer Service**

#### Anpec Electronics Corp.

Head Office : No.6, Dusing 1st Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel : 886-3-5642000 Fax : 886-3-5642050

Taipei Branch : 2F, No. 11, Lane 218, Sec 2 Jhongsing Rd., Sindian City, Taipei County 23146, Taiwan Tel : 886-2-2910-3838 Fax : 886-2-2917-3838

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for LDO Voltage Regulators category:

Click to view products by Anpec manufacturer:

Other Similar products are found below :

M38D29FFHP#U1 702103A 717726C 742457H MP20051DN-LF-Z R5F111PGGFB#30 AP7363-SP-13 NCP103AMX285TCG NCV8664CST33T3G NCV8752AMX28TCG L9454 AP7362-HA-7 LX13043CLD TCR3DF185,LM(CT TCR3DF24,LM(CT TCR3DF285,LM(CT TCR3DF31,LM(CT TCR3DF45,LM(CT TLF4949EJ L9708 L970813TR 030014BB 059985X EAN61387601 EAN61573601 NCP121AMX173TCG NCP4687DH15T1G NCV8703MX30TCG 701326R 702087BB 755078E TCR2EN28,LF(S LM1117DT-1.8/NO LT1086CM#TRPBF AZ1085S2-1.5TRE1 MAX15101EWL+T NCV8170AXV250T2G SCD337BTG TCR3DF27,LM(CT TCR3DF19,LM(CT TCR3DF125,LM(CT TCR2EN18,LF(S MAX15103EWL+T TS2937CZ-5.0 C0 MAX8878EUK30-T MAX663CPA NCV4269CPD50R2G NCV8716MT30TBG AZ1117IH-1.2TRG1 MP2013GQ-P