

512Mb NAND FLASH

AFND1208U1



Revision No.	History	Draft Date	Remark
Rev.00	Initial Draft	Mar. 2012	Preliminary
Rev.01	Add Product Information	June.2012	
Rev.02	Typo Correction : Status Read Cycle in page25. ALE → /WE, /WE → /RE	Sep. 2012	
Rev.03	Delete the phrases as follows 1. "If sequential row read enabled, CE must be held low during tR" in Fig6 of page 22 2. " Sequential Row Read Operation (Within a Block) of page 27	Oct. 2012	
Rev.04	-Typo Correction - Read1 Operation Timing Diagram modification	Mar. 2013	
Rev.05	- Modified Figure Read 1& 2 operation of page31,32	Mar 14.2013	
Rev.06	- Modified VIH/VIL specification in page 14	Apr. 2013	
Rev.07	- Typo correction (Page 34 Copy-Back Program)	May. 2013	
Rev.08	- Corrected TSOP Package Dimension	May. 2013	
Rev.09	- operation temperature (Industrial temp)	Oct. 2013	
Rev.10	- Add 9mmx11mm 63ball BGA PKG option - Generate Industrial grade part no	Nov. 2013	



FEATURES SUMMARY

Power Supply

-3.3V Device(AFND1208U1) 2.7V ~ 3.6V

Organization

-Memory Cell Array : (64M + 2M) x 8bits

-Data Register: (512 + 16) x 8bits

Automatic Program and Erase

-Page Program: (512 + 16) x 8bits

-Block Erase : (16K + 512)Bytes = 32pages

Page Read Operation

-Page Size: (512 + 16)Bytes-Random Access: 15us(Max.)-Serial Page Access: 30ns(Min.)

• Fast Write Cycle Time

-Program time : 200us(Typ.)-Block Erase time : 2ms(Typ.)

Copy-Back PROGRAM Operation

-Fast Page copy without external buffering

Command Register Operation

Security features

-OTP area, 16Kbytes(32 pages)

Hardware Data Protection

-Program / Erase locked during Power transitions

Data Integrity

-Endurance: 100K Program / Erase Cycles

(With 1bit/528byte ECC)
-Data Retention: 10 years

Package

-AFND1208U1 : Pb-Free Package

48-pin TSOP(12 x 20 / 0.5 mm pitch)

48-Ball FBGA: 9.0 x 9.0 x 1.0mm

63-Ball FBGA: 9.0 x 11.0 x 1.0mm

• Operating Temperature

- Commercial Grade: $0 \, ^{\circ} \sim 70 \, ^{\circ}$ - Industrial Grade : -40 $^{\circ} \sim 85 \, ^{\circ}$



Product Information

Part number	Voltage	Bus Width	Package
AFND1208U1-CKA			12x20mm TSOP
AFND1208U1-CKC			9x9mm FBGA
AFND1208U1-CKE	2.7.2.60	x8	9x11mm FBGA
AFND1208U1-CKAI*	2.7~3.6V		12x20mm TSOP
AFND1208U1-CKCI			9x9mm FBGA
AFND1208U1-CKEI			9x11mm FBGA

Note) I* : Industrial Grade



GENERAL DESCRIPTION

The AFND1208U1 is 512Mbit with spare 16Mbit capacity. The device is offered in 3.3V power supply. Its NAND cell provides the most cost-effective solution for the solid state mass storage market. The memory is divided into blocks that can be erased independently so it possible to preserve valid data while old data is erased. The device contains 4096 blocks, composed by 32 pages consisting in two NAND structures of 16 series connected Flash Cells. A program operation can be performed in typical 200us on the 528-bytes and an erase operation can be performed in typical 2ms on a 16K-bytes block. Data in the page can be read out at 30ns cycle time per byte. The I/O pins serve as the ports for address and data input/output as well as command input. Command, Data and Address are synchronously introduced using /CE, /WE, ALE and CLE input pin. The output pin R/B(open drain buffer) signals the status of the device during each operation. In a system with multiple memories the R/B pins can be connected all together to provide a global status signal. The on-chip write control automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data. Even the write-intensive systems can take advantage of the AFND1208U1's extended reliability of 100K program / erase cycles by providing ECC(Error Correction Code) with real time mapping-out algorithm.

The chip could be offered with the /CE don't care function. This function allows the direct download of the code form the NAND flash memory device by a microcontroller, since the /CE transitions do not stop the read operation.

The copy back function allows the optimization of defective blocks management: when a page program operation fails the data can be directly programmed in another page inside the same array section without the time consuming serial data insertion phase. Also, this device includes extra features like OTP area, Block mechanism, Automatic Read at power up, Read ID2 extension. The AFND1208U1 is an optimum solution for large nonvolatile storage applications such as solid state file storage and other portable applications requiring non-volatility.




PIN CONFIGURATION (TSOP1)

N.C	48 N.C 47 N.C 46 N.C 45 N.C
N.C 5 N.C 6 R/B 7	44
RE/ 8 CE/ 9 N.C 10 N.C 11 Vcc 112	40 N.C 39 N.C 38 N.C 38 N.C 37 Vcc
Vss 13 N.C 14 N.C 15 CLE 16	36 Vss 35 N.C 34 N.C 33 N.C
ALE 17 WE/ 18 WP/ 19 N.C 20	32
N.C 21 N.C 22 N.C 22 N.C 23 N.C 24	28 N.C 27 N.C 26 N.C 25 N.C



PACKAGE DIMENSIONS 48-PIN LEAD/LEAD FREE PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(I)

Dimensions in milimeters





PIN CONFIGURATION (48ball-FBGA)

	1	2	3	4	5	6
A	WP#	ALE	VSS	CE#	WE#	R/B
В	NC	RE#	CLE	NC	NC	NC
С	NC	NC	NC	NC	NC	NC
D	NC	NC	NC	NC	NC	NC
E	NC	NC	NC	NC	NC	NC
F	NC	100	NC	NC	NC	VCC
G	NC	(IO1)	NC	VCC	105	107
Н	VSS	lO2	lO3	lO4	(IO6)	VSS



PACKAGE OUTLINE DRAWING (48ball-FBGA 9x9mm)





Description
FBGA 48BALL

Dimension
9.0mm x 9.0mm x 0.90mm (Max. 1.0mm T)

- 1. ALL DIMENSIONS are in Millimeters.
- POST REFLOW SOLDER BALL DIAMETER.
 (Pre Reflow diameter: Ø0.40±0.02)


PIN CONFIGURATION (63ball-FBGA)

ı			1	2	3	4	5	6		
	NC	NC							NC	NC
	NC								NC	NC
Α			WP#	ALE	VSS	CE#	WE#	RB#		
В			NC	RE#	CLE	NC	NC	NC		
С			NC	NC	NC	NC	NC	NC		
D			NC	NC	NC	NC	NC	NC		
E			NC	NC	NC	NC	NC	NC		
F			NC	100	NC	NC	NC	vcc		
G			NC	IO1	NC	vcc	105	107		
Н			vss	IO2	103	104	106	VSS		
	NC	NC							NC	NC
	NC	NC							NC	NC

TOP VIEW



PACKAGE OUTLINE DRAWING (63ball-FBGA 9x11mm)



- 1. ALL DIMENSIONS are in Millimeters.
- 2. POST REFLOW SOLDER BALL DIAMETER. (Pre Reflow diameter: Ø0.40±0.02)

Rev.10 Nov. 2013 **Confidential** 11

DETAIL A

ROTATED 90°



PIN DESCRIPTION

Pin	Pin Function
Name	
I/O0 ~ I/O7	DATA INPUTS/OUTPUTS The I/O pins are used to input command, address and data, and to output data during read operations. The I/O pins float to high-z when the chip is deselected or when the outputs are disabled.
CLE	COMMAND LATCH ENABLE The CLE input controls the activating path for commands sent to the command register. When active high, commands are latched into the command register through the I/O ports on the rising edge of the /WE signal.
ALE	ADDRESS LATCH ENABLE The ALE input controls the activating path for address to the internal address registers. Addresses are latched on the rising edge of /WE with ALE high
/CE	CHIP ENABLE The /CE input is the device selection control. When the device is in the Busy state, /CE high is ignored, and the device does not return to standby mode in program or erase operation. Regarding /CE control during read operation, refer to 'Page Read' section of device operation.
/RE	READ ENABLE The /RE input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid tREA after the falling edge of /RE which also increments the internal column address counter by one.
/WE	WRITE ENABLE The /WE input controls writes to the I/O port. Commands, address and data are latched on the rising edge of the /WE pulse.
/WP	WRITE PROTECT The /WP pin provides inadvertent write/erase protection during power transitions. The internal high voltage generator is reset when the /WP pin is active low.
R/B	READY/BUSY OUTPUT The R/B output indicates the status of the device operation. When low, it indicates that a program, erase of random read operation is in process and returns to high state upon completion. It is an open drain output and does not float to high-z condition when the chip is deselected or when outputs are disabled.
vcc	POWER VCC is the power supply for device.
VSS	GROUND
N.C	NO CONNECTION Lead is not internally connected.

Note: Connect all Vcc and Vss pins of each device to common power supply outputs Do not leave Vcc or Vss disconnected.



Figure 1. AFND1208U1 FUNCTIONAL BLOCK DIAGRAM





Figure 2. AFND1208U1 ARRAY ORGANIZATION



		I/O 0							
-	1st Cycle	A0	A1	A2	A3	A4	A5	A6	A7
-	2nd Cycle	A9	A10	A11	A12	A13	A14	A15	A16
-	3rd Cycle	A17	A18	A19	A20	A21	A22	A23	A24
-	4th Cycle	A25	*L						

Column Address Row Address (Page Address)

NOTE: Column Address: Starting Address of the Register.

00h Command(Read): Defines the starting address of the 1st half of the register. 01h Command(Read): Defines the starting address of the 2nd half of the register.

* A8 is set to "Low" or "High" by the 00h or 01h Command.

^{*} The device ignores any additional input of address cycles than required.



PRODUCT INTRODUCTION

The AFND1208U1 is a 528Mbits(553,648,218 bits) memory organized as 131,072 rows(pages) by 528 columns. Spare sixteen columns are located from column address of 512 to 527. A 528-bytes data register is connected to memory cell arrays accommodating data transfer between the I/O buffers and memory during page read and page program operations. The memory array is made up of 16 cells that are serially connected to form a NAND structure. Each of the 16 cells resides in a different page. A block consists of the 32 pages formed two NAND structures.

A NAND structure consists of 16 cells. Total 135,168 NAND structures reside in a block. The program and read operations are executed on a page basis, while the erase operation is executed on a block basis. The memory array consists of 4,096 separately erasable 16K-bytes blocks. It indicates that the bit by bit erase operation is prohibited on the AFND1208U1.

The AFND1208U1 has addresses multiplexed into 8 I/O's. This scheme dramatically reduces pin counts and allows systems upgrades to future densities by maintaining consistency in system board design. Command, Address and Data are all written through I/O's by bringing /WE to low while /CE is low. Data is latched on the rising edge of /WE. Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. The 64M byte physical space requires 26 addresses, thereby requiring four cycles for byte-level addressing : 1 cycle of column address, 3 cycles of row address, in that order. Page Read and Page Program need the same four address cycles following the required command input. In Block Erase operation, however only the 3 cycles of row address are used. Device operations are selected by writing specific commands into the command register. Table 1 defines the specific commands of the AFND1208U1.

Table 1. Command Sets

Function	1'st Cycle	2'nd Cycle	3'rd Cycle	4'th Cycle	Acceptable Command During Busy
Read 1	00h/01h(1)	-			
Read 2	50h	-			
Read ID	90h	-			
Reset	FFh	-			О
Page Program	80h	10h			
Copy Back Program	00h	8Ah	(10h)		
Block Erase	60h	D0h			
Read Status	70h	-			0

NOTE: 1. The 00h/01h command defines starting address of the 1st/2nd half of registers.

After data access on the 2nd half of register by the 01h command, the status pointer is automatically moved to the 1st half register(00h) on the next cycle.

Caution: Any undefined command inputs are prohibited except for above command set of Table 1.



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
	Vcc	-0.6 to + 4.6	
Voltage on any pin relative to Vss	VIN	-0.6 to + 4.6	V
	VI/O	-0.6 to Vcc + 0.3(<4.6V)	
Temperature	TBIAS	-10 to + 125	°C
Under Bias	IDIAS	-40 to + 125	
Storage Temperature	TSTG	-65 to + 150	°C
Short Circuit Current	IOS	5	mA

NOTE:

- 1. Minimum DC voltage is -0.6V on input/output pins. During transitions, this level may undershoot to 2.0V for periods<30ns.
 - Maximum DC voltage on input/output pins is Vcc+0.3V which, during transitions, may overshoot to Vcc+2.0V for periods<20ns..
- 2. Permanent device damage may occur if ABSOLUTE MAXIMUM RATING are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

(AFND1208U1-CX : $T_A = 0$ to 70°C, AFND1208U1-IX : $T_A = -40$ to 85°C)

Davamatan	Comple el		lluit.			
Parameter	Symbol	Min	Тур	Max	Unit	
Cupply Voltage	Vcc	2.7	3.3	3.6	V	
Supply Voltage	Vss	0	0	0	V	



DC AND OPERATING CHARACTERISTICS

Parameter		Comple el	Test Conditions		3.3V		l luit	
Par	ameter	Symbol	Test Conditions	Min Typ		Max	Unit	
Operating	Sequential Read	ICC1	tRC=30ns, /CE=VIL, Iout=0mA	-	10	20		
Current	Program	ICC2		-	10	20	mA	
	Erase	ICC3		-	10	20		
Standby	Current(TTL)	ISB1	/CE-VIH, /WP=0V/Vcc	-	-	1		
Standby C	Standby Current(CMOS)		/CE=Vcc-0.2, /WP=0V/Vcc			50		
Input Lea	Input Leakage Current		VIN=0 to Vcc(max)	-	-	±10	10 uA	
Output Le	akage Current	ILO	Vout=0 to Vcc(max)	-	-	±10	1	
Input H	igh Volgate	VIH	-	0.8xVcc	1	Vcc +0.3		
Input Low Vo	oltage, All inputs	VIL	-	-0.3	ı	0.2xV cc	V	
Output High Voltage Level		Output High Voltage Level VOH		2.4	-			
Output Lov	v Voltage Level	VOL	AFND1208U1 : IOL = 2.1mA	-	-	0.4		
Output Lo	w Current(R/B)	IOL (R/B)	VOL=0.4V	8	10	-	mA	

VALID BLOCK

Parameter	Symbol	Min	Тур	Max	Unit
Valid Block Number	NVB	4,016	-	4,096	Blocks

Note:

- 1. The device may include invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is presented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits. Do not erase or program factory—marked bad blocks. Refer to the attached technical notes for a appropriate management of invalid blocks.
- 2. The 1st block, which is placed on 00h block address, is guaranteed to be a valid block up to 1K program/erase cycles with 1bit/528Byte ECC.
- 3. Minimum 1,004 valid blocks are guaranteed for each contiguous 128Mb memory space.



AC TEST CONDITION

(AFND1208U1-CX : T_A = 0 to 70°C, AFND1208U1-IX : T_A = -40 to 85°C)

Parameter	Value
Parameter	AFND1208U1(3.3V)
Input Pulse Levels	0.4V to 2.4V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V
Output Load	1 TTL GATE and CL=50pF

CAPACITANCE (Temp=25°C, Vcc=3.3V, f=1.0Mhz)

Item	Symbol	Test Condition	Min	Тур	Max
Input/Output Capacitance	CI/O	VIL=0V	-	10	рF
Input Capacitance	CIN	VIN=0V	-	10	pF

MODE SELECTION

CLE	ALE	/CE	/WE	/RE	/WP	Mode		
Н	L	L	↑ edge	Н	Х	Read Mode	Command Input	
L	Н	L	↑ edge	Н	Х	Read Mode	Address Input(4 clocks)	
Н	L	L	↑ edge	Н	Н	Write Mode	Command Input	
L	Н	L	↑ edge	Н	Н	write wode	Address Input(4 clocks)	
L	L	L	↑ edge	Н	Н	Data Input		
L	L	L	Н	↓ edge	Х	Data Output		
Х	Х	Х	Х	Н	Х	During Read(Busy)		
Х	Х	Х	Х	Х	Н	During Progran	m(Busy)	
Х	Х	Х	Х	Х	Н	During Erase(Busy)		
Х	X(1)	Х	Х	Х	L	Write Protect		
Х	Х	Н	Х	Х	0V/Vcc(2)	Standby		

Note: 1. X can be VIL or VIH

2. /WP should be biased to CMOS high or CMOS low for standby.



Program / Erase Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	
Program Time		tPROG	-	200	500	us
Number of Partial Program	Main Array	Nisas	-	-	1	Cycle
Cycles in the same page	Spare Array	Nop	-	-	2	Cycle
Block Erase Time	tVERS	-	2	3	ms	

AC TIMING CHARACTERISTICS FOR COMMAND / ADDRESS / DATA INPUT

Parameter	Symbol	Min	Max	Unit
CLE setup Time	tCLS	20	-	ns
CLE Hold Time	tCLH	5	-	ns
/CE setup Time	tCS	20	-	ns
/CE Hold Time	tCH	5	-	ns
/WE Pulse Width	tWP(1)	20	-	ns
ALE setup Time	tALS	20	-	ns
ALE Hold Time	tALH	5	-	ns
Data setup Time	tDS	20	-	ns
Data Hold Time	tDH	5	-	ns
Write Cycle Time	tWC	30	-	ns
/WE High Hold Time	tWH	15	-	ns
Address to Data Loading Time	tADL	100	-	ns

Note: 1. The transition of the corresponding control pins must occur only once while /WE is held low.



AC CHARACTERISTICS FOR OPERATION

Parameter	Symbol	Min	Max	Unit
Data Transfer from Cell to Register	tR	-	15	us
ALE to /RE Delay	tAR	10	-	ns
CLE to /RE Delay	tCLR	10	-	ns
Ready to /RE Low	tRR	20	-	ns
RE Pulse Width	tRP/ tRPB	20	-	ns
WE High to Busy	tWB	-	100	ns
Read Cycle Time	tRC	30	-	ns
/RE Access Time	tREA/ tREAB	-	18	ns
/CE Access Time	tCEA	-	30	ns
/RE High to Output Hi-Z	tRHZ	-	30	ns
/CE High to Output Hi-Z	tCHZ	=	20	ns
/CE High to ALE or CLE Don't Care	tCSD	10	-	ns
/RE or /CE High to Output hold	tOH	15	-	ns
/RE High Hold Time	tREH	15	-	ns
Output Hi-Z to /RE Low	tIR	0	-	ns
/WE High to /RE Low	tWHR	60	-	ns
Device resetting time(Read/Program/Erase)	tRST	-	5/10/500(1)	us

Parameter	Symbol	Min	Max	Unit
Last /RE High to Busy(at sequential read)	tRB	-	100	us
/CE High to Ready(in case of interception by /CE at read)	tCRY	-	15	us
/CE High Hold Time(at the last serial read)(2)	tCEH	100	-	ns

Note: 1. If reset command(FFh) is written at Ready state, the device goes into Busy for maximum 5us.

2. The time to Ready depends on the value of the pull-up resistor tied R/B pin.

NAND FLASH TECHNICAL NOTES

Initial Invalid Block(s)

Initial invalid blocks are defined as blocks that contain one or more initial invalid bits whose reliability is not guaranteed by ATO. The information regarding the initial invalid block(s) is so called as the initial invalid block information.

Devices with initial invalid block(s) have the same quality level as devices with all valid blocks and have the same AC and DC characteristics. An initial invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the initial invalid block(s) address mapping. The 1st block, which is placed on 00h block address, is guaranteed to be a valid block up to 1K program/erase cycles with 1bit/528Byte ECC.

Identifying Initial Invalid Block(s)

All device locations are erased(FFh) except locations where the initial invalid block(s) information is written prior to shipping. The initial invalid block(s) status is defined by the 6th byte in the spare area. ATO makes sure that either the 1st or 2nd page of every initial invalid block has non-FFh data at the column address of 517. Since the initial invalid block information is also erasable in most cases, it is impossible to recover the information once it has been erased.

Therefore, the system must be able to recognize the initial invalid block(s) based on the initial invalid block information and create the initial invalid block table via the following suggested flow chart(Figure 3). Any intentional erasure of the Initial invalid block information is prohibited.




Figure 3. Flow chart to create initial invalid block table




Error in write or read operation


Within its life time, the additional invalid blocks may develop with NAND Flash memory. Refer to the qualification report for the block failure rate. The following possible failure modes should be considered to implement a highly reliable system. In the case of status read failure after erase or program, block replacement should be done. Because program status fail during a page program does not affect the data of the other pages in the same block, block replacement can be executed with a page-sized buffer by finding an erased empty block and reprogramming the current target data and copying the rest of the replaced block. In case of Read, ECC must be employed. To improve the efficiency of memory space, it is recommended that the read failure due to single bit error should be reclaimed by ECC without any block replacement. The block failure rate in the qualification report does not include those reclaimed blocks

Failure Mode		Detection and Countermeasure sequence
Write	Erase Failure	Status Read after Erase → Block Replacement
vvrite	Program Failure	Status Read after Program → Block Replacement
Read Single Bit Failue		Verify ECC → ECC Correction


ECC : Error Correcting Code → Hamming Code etc. (Example : 1bit Correction & 2bits detection)




(*) If program operation results in an errors, map out the Block including the page in error and copy the target Data to another block.



(*) If erase operation results in an error, map out the falling block and replace it with another block.



Block Replacement



- * Step1. When an error happens in the nth page of the Block 'A' during erase or program operation.
- * Step2. Copy the nth page data of the Block 'A' in the buffer memory to the nth page of another free block (Block 'B)
- * Step3. Then, copy the data in the 1st ~ (n-1)th page to the same location of the Block 'B'
- * Step4. Do not further erase Block 'A' by creating an 'invalid Block' table or other appropriate scheme.



Pointer Operation of AFND1208U1

ATO NAND Flash has three address pointer commands as a substitute for the two most significant column address. '00h' Command sets the pointer to 'A' area(0~255byte), '01h' command sets the pointer to 'B' area(256~511byte), and '50h' command sets the pointer to 'C' area(512~527byte). With these commands, the starting column address can be set to any of a whole page(0~527byte). '00h' or '50h' is sustained until another address pointer command is inputted. '01h' command, however, is effective only for one operation. After any operation of Read, Program, Erase, Reset, Power-up is executed once with '01h' command, the address pointer returns to 'A' area by itself. To program data starting from 'A' or 'C' area, '00h' or '50h' command must be inputted before '80h' command is written. A complete read operation prior to '80h' command is not necessary. To program data starting from 'B' area, '01h' command must be inputted right before '80h' command is written

Table 2. Destination of the pointer

· · · · · · · · · · · · · · · · · · ·					
Command	Pointer Position	Area			
00h	0~256byte	1 st half array(A)			
01h	256~511byte	2 nd half array(B)			
50h	512~527byte	Spare array(C)			






Figure 4. Block Diagram of Pointer Operation


(1) Command input sequence for programming 'A' area



(2) Command input sequence for programming 'B' area



(3) Command input sequence for programming 'C' area




Only 'C' area can be programmed.

'50h' command can be omitted


System Interface Using /CE don't-care

For an easier system interface, /CE may be inactive during the data-loading or sequential data-reading as shown below. The internal 528bytes page registers are utilized as separate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications which use slow cycle time on the order of u-seconds, de-activating /CE during the data-loading and reading would provide significant savings in power consumption.






* Command Latch Cycle




* Address Latch Cycle






* Input Data Latch Cycle




* Serial access Cycle after Read(CLE=L, /WE=H, ALE=L)




Note : Transition is measured ${}_{i}$ 3 $\!\!\!/4200$ mV from steady state voltage with load. This parameter is sampled and not 100% tested.


* Status Read Cycle (during Ready state)




* Status Read Cycle (During Busy State)



* READ1 OPERATION (READ ONE PAGE)




* READ1 Operation (Intercepted by /CE)







Start Address M




* Page Program Operation




* Copy-Back Program Operation



* Block Erase Operation (Erase One Block)



* Read ID Operation





ID DEFINITION TABLE

90 ID: Access command = 90h

	Value	Description
1 st byte	9Bh	Maker Code
2 nd byte	76h	Device Code

DEVICE OPERATION


PAGE READ

Upon initial device power up, the device defaults to Read1 mode. This operation is also initiated by writing 00h to the command register along with four address cycles. Once the command is latched, it does not need to be written for the following page read operation. Three types of operations are available: random read, and serial page read. The random read mode is enabled when the page address is changed. The 528 bytes of data within the selected page are transferred to the data registers in less than 15us(tR). The system controller can detect the completion of this data transfer(tR) by analyzing the output of R/B pin. /CE must be held low while in busy for AFND1208U1, while /CE is don't care with AFND1208U1. If /CE goes high before the device returns to Ready. The random read operation is interrupted and Busy returns to Ready as the defined by tCRY. Since the operation was aborted, the serial page read does not output valid data. Once the data in a page is loaded into the registers, they may be read out in 42ns cycle time by sequentially pulsing /RE. High to low transitions of the /RE clock output the data stating from the selected column address up to the last column address.

The way the Read1 and Read2 commands work is like a pointer set to either the main area or the spare area. The spare area of 512 to 527 bytes may be selectively accessed by writing the Read2 command. Address A0to A3 set the starting address of the spare area while addresses A4 to A7 are ignored. The Read1 command(00h/01h) is needed to move the pointer back to the main area. Figure 7 to 10 show typical sequence and timings for each read operation.





Figure 7. Read1 Operation



NOTE: 1) After data access on 2nd half array by 01h command, the start pointer is automatically moved to 1st half array(00h) at next cycle.










PAGE PROGRAM

The device is programmed basically on a page basis, but it does allow multiple partial page programming of a byte or consecutive bytes up to 528 byte, in a single page program cycle. The number of consecutive partial page programming operation within the same page without an intervening erase operation must not exceed 1 for main array and 2 for spare array. The addressing may be done in any random order in a block. A page program cycle consists of a serial data loading period in which up to 528bytes of data may be loaded into the page register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell. Serial data loading can be started from 2nd half array by moving pointer. About the pointer operation, please refer to the attached technical notes.

The serial data loading period begins by inputting the Serial Data Input command(80h), followed by the four cycle address input and then serial data loading. The bytes other than those to be programmed do not need to be loaded. The Page Program confirm command(10h) initiates the programming process. Writing 10h alone without previously entering the serial data will not initiate the programming process. The internal write state control automatically executes the algorithms and timings necessary for program and verify, thereby freeing the system controller for other tasks. Once the program process starts, the Read Status Register command may be entered, with /RE and /CE low, to read the status register. The system controller can detect the completion of a program cycle by monitoring the R/B output, or the Status bit(I/O 6) of the Status Register. Only the Read Status command and Reset command are valid while programming is in progress. When the Page Program is complete, the Write Status Bit(I/O 0) may be checked(Figure 11). The internal write verify detects only errors for "1" s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register.

Figure 11. Program Operation




BLOCK ERASE

The Erase operation is done on block(16K Bytes) basis. Block address loading is accomplished in three cycles initiated by an Erase Setup command(60h). Only address A14 to A26 is valid while A9 to A13 ignored. The Erase Confirm command(D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions. At the rising edge of /WE after the erase confirm command input, the internal write controller handles erase and eraseverify. When the erase operation is completed, the Write Status Bit(I/O 0) may be checked. Figure 12 details the sequence.



Figure 12. Block Erase Operation



Copy-Back Program

The Copy-back program is provided to quickly and efficiently rewrite data stored in one page within the plane to another page within the same plane without using an external memory. Since the time-consuming sequential-reading and its reloading cycles are removed, the system performance is improved. The benefit is especially obvious when a portion of a block is updated and the rest of the block also need to be copied to the newly assigned free block. The operation for performing a copy-back program is a sequential execution of page-read without burst-reading cycle and copying-program with the address of destination page. A normal read operation with "00h" command and the address of the source page moves the whole 528byte data into the internal buffer. As soon as the device returns to Ready state, Page-Copy data-input command(8Ah) with the address cycles of destination page followed may be written. The Program Confirm command(10h) is not needed to actually begin the programming operation. For backward-compatibility, issuing Program Confirm command during copy-back does not affect correct device operation.

Copy-Back Program operation is allowed only within the same memory plane. Once the Copy-Back Program is finished, any additional partial page programming into the copied pages is prohibited before erase. Plane address must be the same between source and target page

"When there is a program-failure at Copy-Back operation, error is reported by pass/fail status. But, if Copy-Back operations are accumulated over time, bit error due to charge loss is not checked by external error detection/correction scheme. For this reason, two bit error correction is recommended for the use of Copy-Back operation."

The Copy-Back Program operation requires three steps:

1.The source page must be read using the Read a command(one bus write cycle to setup the command and then 4cycle bus to input the source page address.) This operation copies all 528bytes from the page into the page buffer.

2. When the device returns to the ready state(Ready/Busty High), the second bus write cycle of the command is given with the 4cycles to input the target page address. A25 must be the same for the source and target pages.

3.Then the confirm command is issued to start the PGM/ERASE/READ Controller.



READ STATUS

The device contains a Status Register which may be read to find out whether program or erase operation is completed, and whether the program or erase operation is completed successfully. After writing 70h command to the command register, a read cycle outputs the content of the Status Register to the I/O pins on the falling edge of /CE or /RE, whichever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when R/B pins are common-wried. /RE or /CE does not need to be toggled for updated status. Refer to table 4 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, a read command(00h or 50h) should be given before sequential page read cycle.

Table 3. Status Register Definition for 70h Command


I/O	Page Program	Block Erase	Read	Definition
I/O 0	Pass / Fail	Pass / Fail	Pass / Fail	Pass: "0" Fail: "1"
I/O 1	Not Use	Not Use	Not Use	Don't-cared
I/O 2	Not Use	Not Use	Not Use	Don't-cared
I/O 3	Not Use	Not Use	Not Use	Don't-cared
I/O 4	Not Use	Not Use	Not Use	Don't-cared
I/O 5	Not Use	Not Use	Not Use	Don't-cared
I/O 6	Ready / Busy	Ready / Busy	Ready / Busy	Busy: "0" Ready: "1"
I/O 7	Write Protect	Write Protect	Write Protect	Protected: "0" Not Protected: "1"

Note: 1. I/Os defined 'Not Use' are recommended to be masked out when Read Status is being executed.

READ ID

The device contains a product identification mode, initiated by writing 90h to the command register followed by and address input of 00h. Five read cycles sequentially output the manufacturer code(XXh), and the device code and 3rd, 4th cycle ID respectively. The command register remains in Read ID mode until further commands are issued to it. Figure 13 shows the operation sequence.

Figure 13. READ ID Operation



	Value
Maker Code	9Bh
Device Code	76h

RESET

The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during random read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value C0h when /WP is high. If the device is already in reset state a new reset command will be accepted by the command register. The R/B pin changes to low for tRST after the Reset command is written. Refer to Figure 14 bellow.

Figure 14. RESET Operation




Table 5. Device Status

	After Power-up	After Reset
Operation mode	00h Command is latched	Waiting for next command

READY / BUSY

The device has a R/B output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The R/B pin is normally high but transitions to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operation. The pin is an opendrain driver thereby allowing two or more R/B outputs to be Or-tied. Because pull-up resistor value is related to tr(R/B) and current drain during busy(ibusy), and appropriate value can be obtained with the following reference chart(Fig 15). Its value can be determined by the following guidance.






Figure 15. Rp vs tr, tf & Rp vs ibusy





Rp value guidance

$$Rp(min, 2.5V part) = Vcc(Max) IVOL(Max) = \frac{2.3V}{3mA + IIL}$$

$$Rp(min, 3.3V part) = Vcc(Max) IVOL(Max) = \frac{3.2V}{8mA + IIL}$$


Where IL is the sum of the input currents of all device tied to the R/B pin. Rp(max) is determined by maximum permissible limit of tr



Data Protection & Power-up sequence

The device is designed to offer protection from any involuntary program / erase during power-transitions. An internal voltage detector disables all functions whenever Vcc is below about 2.5V. /WP pin provides hardware protection and is recommended to be kept at VIL during power-down. A recovery time of minimum 100us is required before internal circuit gets ready for any command sequences as shown in Figure 16. The two command sequence for program / erase provides additional software protection.

Figure 16. AC Waveforms for Power Transition



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Flash Memory category:

Click to view products by ATO SOLUTION manufacturer:

Other Similar products are found below:

MBM29F200TC-70PFTN-SFLE1 MBM29F400BC-70PFTN-SFLE1 MBM29F800BA-90PF-SFLE1 8 611 200 906 9990933135

AM29F200BB-90DPI 1 AT25DF021A-MHN-Y AT25DF256-SSHN-T EAN62691701 N25Q512A83G1240F P520366230636 8 905 959

076T 8 905 959 252 8 925 850 296 260332-002 04 S29AL008J55BFIR20 S29AL008J55TFIR23 S29AL008J70BFI010

S29AL008J70BFI013 S29AL032D90TFA040 S29AS016J70BHIF40 S29GL064N90TFI013 S29PL064J55BFII20 S76MSA90222AHD000

S99AL016D0019 9990932415 A2C53026990 SST39VF400A-70-4I-MAQE AM29F400BB-55SF0 AM29F400BB-55SI MBM29F400BC-90PFVGTSFLE1 MBM29F800BA-70PFTN-SFLE1 MBM29F800TA-90PFCN-SFLE1 AT25DF011-MAHN-T AT25DN011-MAHF-T

AT45DQ161-SHFHB-T RP-SDCCTH0 S29AL016J70TFN013 S29CD016J0MQFM110 S29GL032N90BFI042 S29GL032N90FAI033

S29GL064N90TFI023 S29GL128S10GHIV20 S29PL127J70BAI020 S34ML01G200GHI000 S34ML02G200TFI003 S34MS02G200BHI000 S34MS02G200TFI000 S71VS256RC0AHK4L0 AT25SF041-MHD-T