ATP Electronics, Inc.
750 North Mary Ave. Sunnyvale, CA 94085 U.S.A.
Tel: 408-732-5000
Fax: 408-732-5055
http://www.atpinc.com

Rev. Date: Jul. 31, 2009

ATP AL12M72E4BJF8S

4GB DDR3-1066 REGISTERED ECC DIMM

DESCRIPTION

The ATP AL12M72E4BJF8S is a high performance 4GB DDR3-1066 Registered ECC SDRAM memory module. It is organized as 512M x 72 in a 240-pin Dual-In-Line Memory Module (DIMM) package. The module utilizes thirty-six 256Mx4 DDR3 SDRAMs in FBGA package. The module consists of a 256-byte serial EEPROM, which contains the module configuration information.

KEY FEATURES

- High Density: 4GB (512M x 72)
- DIMM Rank: 2 Ranks
- Cycle Time: 1.875ns (533MHz)
- CAS Latency: 7
- Power supply: 1.5V ± 0.075V
- Internal self calibration through ZQ
- Burst lengths: 8
- Auto & Self refresh
- Asynchronous Reset
- 7.8 μs refresh interval at lower than T_{CASE} 85°C, 3.9μs refresh interval at 85°C < T_{CASE} < 95 °C
- Support address and command signals parity function
- Dynamic On Die Termination
- Fly-by topology
- PCB Height: 1.20 inches
- RoHS compliant

Part No.	Max Freq	Interface
AL12M72E4BJF8S	533MHz (1.875ns@CL=7) x2	SSTL_15

PIN DESCRIPTION

Pin Name	Description	Pin Name	Description
A0~A9, A11~A13	Address Inputs	ODT0,ODT1	On die termination
A10/AP	Address Input/Auto precharge	Par_In	Parity bit for the Address and Control bus
BA0~BA2	SDRAM Bank Address	$\overline{RAS}$	Row Address Strobe
$\overline{CAS}$	Column Address Strobe	$\overline{RESET}$	Register and PLL control pin
CB0~CB7	Data check bits Input/Output	RFU	Reserved for Future Use
CK0	Clock Inputs, positive line	$\overline{CS0}$, $\overline{CS1}$	Chip Selects
$\overline{CK0}$	Clock inputs, negative line	SA0~SA2	SPD address
CKE0,CKE1	Clock Enables	SCL	Serial Presence Detect (SPD) Clock Input
DM0~DM8	Data Masks	SDA	SPD Data Input/Output
Err_Out	Parity error found in the Address and Control bus	TEST	Memory bus test tool (Not Connect and Not Useable on DIMMs)
DQ0~DQ63	Data Input/Output	VDD	Core Power
DQS0~DQS8	Data strobes	VDDQ	I/O Power
$\overline{DQS0}$ ~ $\overline{DQS8}$	Data strobes, negative line	$\overline{WE}$	Write Enable
DQS9~DQS17	Data strobes (Read)	VDDSPD	SPD Power
$\overline{DQS9}$ ~ $\overline{DQS17}$	Data strobes (Read), negative line	VREFDQ	Reference Voltage for DQ
TDQS9~TDQS17	Termination Data Strobe	VREFCA	Reference Voltage for CA
$\overline{TDQS9}$ ~ $\overline{TDQS17}$	Termination Data Strobe, negative line	VSS	Ground
$\overline{Event}$	Reserved for optional hardware temperature sensing	VTT	Termination Voltage
		NC	No Connect

Your Ultimate Memory Solution!

PIN ASSIGNMENT

No.	Designation	No.	Designation	No.	Designation	No.	Designation
1	VREFDQ	121	VSS	61	A2	181	A1
2	VSS	122	DQ4	62	VDD	182	VDD
3	DQ0	123	DQ5	63	NC	183	VDD
4	DQ1	124	VSS	64	NC	184	CK0
5	VSS	125	DM0/DQS9/TDSQ9	65	VDD	185	$\overline{CK0}$
6	$\overline{DQS0}$	126	NC or $\overline{DQS9}$ or $\overline{TDSQ9}$	66	VDD	186	VDD
7	DQS0	127	VSS	67	VREFCA	187	$\overline{EVENT}$
8	VSS	128	DQ6	68	PAR_IN	188	A0
9	DQ2	129	DQ7	69	VDD	189	VDD
10	DQ3	130	VSS	70	A10/AP	190	BA1
11	VSS	131	DQ12	71	BA0	191	VDD
12	DQ8	132	DQ13	72	VDD	192	$\overline{RAS}$
13	DQ9	133	VSS	73	$\overline{WE}$	193	$\overline{CS0}$
14	VSS	134	DM1/DQS10/TDSQ10	74	$\overline{CAS}$	194	VDD
15	$\overline{DQS1}$	135	NC or $\overline{DQS10}$ or $\overline{TDSQ10}$	75	VDD	195	ODT0
16	DQS1	136	VSS	76	$\overline{CS1}$	196	A13
17	VSS	137	DQ14	77	ODT1	197	VDD
18	DQ10	138	DQ15	78	VDD	198	NC
19	DQ11	139	VSS	79	NC	199	VSS
20	VSS	140	DQ20	80	VSS	200	DQ36
21	DQ16	141	DQ21	81	DQ32	201	DQ37
22	DQ17	142	VSS	82	DQ33	202	VSS
23	VSS	143	DM2/DQS11/TDQS11	83	VSS	203	DM4/ DQS13/TDQS13
24	$\overline{DQS2}$	144	NC or $\overline{DQS11}$ or $\overline{TDSQ11}$	84	$\overline{DQS4}$	204	NC or $\overline{DQS13}$ or $\overline{TDQS13}$
25	DQS2	145	VSS	85	DQS4	205	VSS
26	VSS	146	DQ22	86	VSS	206	DQ38
27	DQ18	147	DQ23	87	DQ34	207	DQ39
28	DQ19	148	VSS	88	DQ35	208	VSS
29	VSS	149	DQ28	89	VSS	209	DQ44
30	DQ24	150	DQ29	90	DQ40	210	DQ45
31	DQ25	151	VSS	91	DQ41	211	VSS
32	VSS	152	DM3/DQS12/TDQS12	92	VSS	212	DM5/ DQS14/ TDQS14
33	$\overline{DQS3}$	153	NC or $\overline{DQS12}$ or $\overline{TDSQ12}$	93	$\overline{DQS5}$	213	NC or $\overline{DQS14}$ or $\overline{TDQS14}$
34	DQS3	154	VSS	94	DQS5	214	VSS
35	VSS	155	DQ30	95	VSS	215	DQ46
36	DQ26	156	DQ31	96	DQ42	216	DQ47
37	DQ27	157	VSS	97	DQ43	217	VSS
38	VSS	158	CB4	98	VSS	218	DQ52
39	CB0	159	CB5	99	DQ48	219	DQ53
40	CB1	160	VSS	100	DQ49	220	VSS
41	VSS	161	DM8/ DQS17/TDQS17	101	VSS	221	DM6/ DQS15/TDQS15
42	$\overline{DQS8}$	162	NC or $\overline{DQS17}$ or $\overline{TDSQ17}$	102	$\overline{DQS6}$	222	NC or $\overline{DQS15}$ or $\overline{TDQS15}$
43	DQS8	163	VSS	103	DQS6	223	VSS
44	VSS	164	CB6	104	VSS	224	DQ54
45	CB2	165	CB7	105	DQ50	225	DQ55
46	CB3	166	VSS	106	DQ51	226	VSS
47	VSS	167	NC (TEST)	107	VSS	227	DQ60
48	VTT	168	$\overline{RESET}$	108	DQ56	228	DQ61
KEY				109	DQ57	229	VSS
49	VTT	169	CKE1	110	VSS	230	DM7/ DQS16/TDQS16
50	CKE0	170	VDD	111	$\overline{DQS7}$	231	NC or $\overline{DQS16}$ or $\overline{TDQS16}$
51	VDD	171	A15	112	DQS7	232	VSS
52	BA2	172	A14	113	VSS	233	DQ62
53	ERR_OUT	173	VDD	114	DQ58	234	DQ63
54	VDD	174	A12/ $\overline{BC}$	115	DQ59	235	VSS
55	A11	175	A9	116	VSS	236	VDDSPD
56	A7	176	VDD	117	SA0	237	SA1
57	VDD	177	A8	118	SCL	238	SDA
58	A5	178	A6	119	SA2	239	VSS
59	A4	179	VDD	120	VTT	240	VTT
60	VDD	180	A3				

FUNCTIONAL BLOCK DIAGRAM



Your Ultimate Memory Solution!

ABSOLUTE MAXIMUM DC RATINGS

Item	Symbol	Rating	Units	Notes
Voltage on V_{DD} pin relative to V_{SS}	V_{DD}	-0.4V ~ 1.975V	V	1
Voltage on V_{DDQ} pin relative to V_{SS}	V_{DDQ}	-0.4V ~ 1.975V	V	1
Voltage on any pin relative to V_{SS}	V_{IN}, V_{OUT}	-0.4V ~ 1.975V	V	1
Storage Temperature	T_{STG}	-55 to +100	V	1
Operating Temperature	T_{CASE}	0 to +95	^{o}C	1,2,3

Note:
1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. It is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
3. At 85 - 95 ^{o}C operation temperature range, doubling refresh commands in frequency to a 32ms period (Refresh interval =3.9 µs) is required, and to enter to self refresh mode at this temperature range, an EMRS command is required to change internal refresh rate.

AC & DC OPERATING CONDITIONS (SSTL- 15)

Recommended operating conditions

Item	Symbol	Min.	Typical	Max.	Units
Supply Voltage	V_{DD}	1.425	1.5	1.575	V
Supply Voltage for Output [4]	V_{DDQ}	1.425	1.5	1.575	V
VREF$_{DQ}$(DC)	I/O	0.49 * V_{DDQ}	0.50 * V_{DDQ}	0.51 * V_{DDQ}	V
VREF$_{DQ}$(DC)	I/O	0.49 * V_{DDQ}	0.50 * V_{DDQ}	0.51 * V_{DDQ}	V
Input High Voltage (DC)	V_{IH} (DC)	V_{REF} + 0.100	-	V_{DD}	V
Input High Voltage (AC)	V_{IH} (AC)	V_{REF} + 0.175	-	-	V
Input Low Voltage (DC)	V_{IL} (DC)	V_{SS}	-	V_{REF} - 0.100	V
Input Low Voltage (AC)	V_{IL} (AC)	-	-	V_{REF} - 0.175	V

Note:
1. The value of V_{REF} may be selected by the user to provide optimum noise margin in the system. Typically the value of V_{REF} is expected to be about 0.5 x V_{DDQ} of the transmitting device and V_{REF} is expected to track variations in V_{DDQ}.
2. Peak to peak AC noise on V_{REF} may not exceed ±2% V_{REF} (DC).
3. V_{TT} of transmitting device must track V_{REF} of receiving device.
4. AC parameters are measured with V_{DD}, V_{DDQ} and V_{DDL} tied together.

IDD SPECIFICATION PARAMETER

(IDD values are for full operating range of Voltage and Temperature)

Symbol	Proposed Conditions	Value	Units
IDD0	**Operating one bank active-precharge current;** tCK = tCK(IDD), tRC = tRC(IDD), tRAS = tRASmin(IDD); CKE is HIGH, /CS is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	2,550	mA
IDD1	**Operating one bank active-read-precharge current**; IOUT = 0mA; BL = 8, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRC = tRC (IDD), tRAS = tRASmin(IDD), tRCD =tRCD(IDD); CKE is HIGH, CS is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as IDD4W	2,830	mA
IDD2P	**Precharge power-down current;** All banks idle; tCK = tCK(IDD); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	1,790	mA
IDD2Q	**Precharge quiet standby current;** All banks idle; tCK = tCK(IDD); CKE is HIGH, /CS is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	1,980	mA
IDD2N	**Precharge standby current;** All banks idle; tCK = tCK(IDD); CKE is HIGH, /CS is HIGH; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	1,980	mA
IDD3P	**Active power-down current;** All banks open; tCK = tCK(IDD); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	1,790	mA
IDD3N	**Active standby current;** All banks open; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, /CS is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	2,270	mA
IDD4W	**Operating burst write current;** All banks open, Continuous burst writes; BL = 8, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRAS = tRASmax(IDD),tRP = tRP(IDD); CKE is HIGH, CS is HIGH between valid commands; Address bus inputs are SWITCHING; Date bus inputs are SWITCHING	3,310	mA
IDD4R	**Operating burst read current;** All banks open, Continuous burst reads, IOUT = 0mA; BL = 8, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRAS = tRAS-max(IDD), tRP = tRP(IDD); CKE is HIGH, CS is HIGH between valid commands; Address bus inputs are SWITCH-ING; Data pattern is same as IDD4W	3,400	mA
IDD5B	**Burst auto refresh current;** tCK = tCK(IDD); Refresh command at every tRFC(IDD) interval; CKE is HIGH, CS is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	4,250	mA
IDD6	**Self refresh current**; CK and CK at 0V; CKE ≤ 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING	1,230	mA
IDD7	**Operating bank interleave read current**; All bank interleaving reads, IOUT = 0mA; BL = 8, CL = CL(IDD), AL = tRCD(IDD)-1*tCK(IDD); tCK = tCK(IDD), tRC= tRC(IDD), tRRD = tRRD(IDD), tRCD = 1*tCK(IDD); CKE is HIGH, CS is HIGH between valid commands; Address bus inputs are STABLE during DESELECTs; Data pattern is same as IDD4R;	4,820	mA

TIMING PARAMETER

Parameter	Symbol	DDR3-1066		Units
		min	Max	
Clock cycle time at CL=7.0, CWL=6.0	tCK	1.875	2.5	ps
Internal read command to first data	tAA	13.125	20	ns
ACT to internal read or write delay time	tRCD	13.125		ns
PRE command period	tRP	13.125		ns
ACT to ACT or REF command period	tRC	50.625		ns
ACTIVE to PRECHARGE command period	tRAS	37.5	9*tREFI	ns
Average high pulse width	tCH(avg)	0.47	0.53	tCK
Average low pulse width	tCL(avg)	0.47	0.53	tCK
DQS, $\overline{DQS}$ to DQ skew, per group, per access	tDQSQ		150	ps
DQ output hold time from DQS, $\overline{DQS}$	tQH	0.38		tCK
DQ low-impedance time from CK, $\overline{CK}$	tLZ(DQ)	-600	300	ps
DQ high-impedance time from CK, $\overline{CK}$	tHZ(DQ)		300	ps
Data setup time to DQS, $\overline{DQS}$ referenced to Vih(ac)Vil(ac) levels	tDS(base)	25		ps
Data hold time to DQS, $\overline{DQS}$ referenced to Vih(ac)Vil(ac) levels	tDH(base)	100		ps
DQS, $\overline{DQS}$ READ Preamble	tRPRE	0.9		tCK
DQS, $\overline{DQS}$ differential READ Postamble	tRPST	0.3		tCK
DQS, $\overline{DQS}$ output high time	tQSH	0.38	-	tCK
DQS, $\overline{DQS}$ output low time	tQSL	0.38	-	tCK
DQS, $\overline{DQS}$ WRITE Preamble	tWPRE	0.9	-	tCK
DQS, $\overline{DQS}$ WRITE Postamble	tWPST	0.3	-	tCK
DQS, $\overline{DQS}$ rising edge output access time from rising CK, $\overline{CK}$	tDQSCK	-300	300	ps
DQS, $\overline{DQS}$ low-impedance time (Referenced from RL-1)	tLZ(DQS)	-600	300	ps
DQS, $\overline{DQS}$ high-impedance time (Referenced from RL+BL/2)	tHZ(DQS)	-	300	ps
DQS, $\overline{DQS}$ differential input low pulse width	tDQSL	0.45	0.55	tCK
DQS, $\overline{DQS}$ differential input high pulse width	tDQSH	0.45	0.55	tCK
DQS, $\overline{DQS}$ rising edge to CK, $\overline{CK}$ rising edge	tDQSS	-0.25	0.25	tCK
DQS, $\overline{DQS}$ falling edge setup time to CK, $\overline{CK}$ rising edge	tDSS	0.2	-	tCK
DQS, $\overline{DQS}$ falling edge hold time to CK, $\overline{CK}$ rising edge	tDSH	0.2	-	tCK
DLL locking time	tDLLK	512		nCK*
Internal READ Command to PRECHARGE Command delay	tRTP	max(4tCK,7.5ns)		
Delay from start of internal write transaction to internal read command	tWTR	max (4tCK,7.5ns)		
WRITE recovery time	tWR	15		ns
Mode Register Set command cycle time	tMRD	4		nCK*
Mode Register Set command update delay	tMOD	max(12tCK,15ns)		
$\overline{CAS}$ to $\overline{CAS}$ command delay	tCCD	4		nCK*
Auto precharge write recovery + precharge time	tDAL	tWR + roundup (tRP / tCK)		nCK*
Multi-Purpose Register Recovery Time	tMPRR	1		nCK*
ACTIVE to ACTIVE command period for 1KB page size	tRRD	max(4tCK,7.5ns)		
ACTIVE to ACTIVE command period for 2KB page size	tRRD	max (4tCK,10ns)		
Four activate window for 1KB page size	tFAW	37.5		ns
Four activate window for 2KB page size	tFAW	50		ns
Command and Address setup time to CK, $\overline{CK}$ referenced to Vih(ac) / Vil(ac) levels	tIS(base)	125		ps
Command and Address hold time from CK, $\overline{CK}$ referenced to Vih(ac) / Vil(ac) levels	tIH(base)	200		ps
Power-up and RESET calibration time	tZQinitI	512		tCK
Normal operation Full calibration time	tZQoper	256		tCK
Normal operation short calibration time	tZQCS	64		tCK
Exit Reset from CKE HIGH to a valid command	tXPR	max(5tCK, tRFC+ 10ns)		
Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen to commands not requiring a locked DLL	tXP		max(3tCK,7.5ns)	
Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	tAONPD	2	8.5	ns
Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	tAOFPD	2	8.5	ns
ODT turn-on	tAON	-300	300	ps
RTT_NOM and RTT_WR turn-off time from ODTLoff reference	tAOF	0.3	0.7	tCK
RTT dynamic change skew	tADC	0.3	0.7	tCK
1Gb REFRESH to REFRESH OR REFRESH to ACTIVE command interval	tRFC	110		ns
Average periodic refresh interval (0°C ≤ TCASE ≤ 85 °C)	tREFI	7.8	7.8	us
Average periodic refresh interval (85°C ≤ TCASE ≤ 95 °C)	tREFI	3.9	3.9	us
Exit Self Refresh to commands not requiring a locked DLL	tXS	max(5tCK,tRFC+10ns)		
Exit Self Refresh to commands requiring a locked DLL	tXSDLL	tDLLK(min)		tCK
Power Down Entry to Exit Timing	tPD	tCK(min)	9*tREFI	tCK
Write leveling output delay	tWLO	0	9	ns
Write leveling output error	tWLOE	0	2	ns

*Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges.

PHYSICAL DIMENSIONS (UNITS IN INCHES)

(Drawing not to scale & with heat spreader)

240-pin DIMM

Front



Back



Disclaimer:

No part of this document may be copied or reproduced in any form or by any means, or transferred to any third party, without the prior written consent of an authorized representative of ATP Electronics ("ATP"). The information in this document is subject to change without notice. ATP assumes no responsibility for any errors or omissions that may appear in this document, and disclaims responsibility for any consequences resulting from the use of the information set forth herein. ATP makes no commitments to update or to keep current information contained in this document. The information set forth in this document is considered to be "Proprietary" and "Confidential" property owned by ATP.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for atp electronics ***manufacturer:***

Other Similar products are found below :

A4F16QG8BNRCME AF256GSMEL-VABIP AF512GSMEL-VABIP AW24M64F8BLK0MW AF128GSMEL-VACIP AF1GSDI-OEM AW12M6438BLK0M AF32GSMEL-VAEIP AF16GSMEL-VAEIP AF4GSSEL-OEM AF128GSSEL-VAAXP AF64GSSEL-VABXP AF64GSMEL-VADIP AF4GSDI-SBT001 AF2GSSGH-AACXP AF512CFI-INC002 AF2GUFNDNC(I)-AACXX AF16GCFI-TACXP AF1TSMIC-VABIP AF8GSSGH-OEM AW24M7228BLK0MW AF8GUFNDNC(I)-OEM XQ13D8E2GM-K-ME AF512UDI-FLU003 AF32GUD3-OEM AW12M64B8BLK0MW AF2GSDI-OEM AF8GSD3A2A1323M02M-00 AF4GCFI-OEM AF1GUFNDNC(I)-OEM