## 6-LED Driver and GPIO Controller

## FEATURES

- 6-channel LED constant-current driver, each channel can be used for GPIO
- OUTx support 2 intelligent breathing mode: BLINK and SMART-FADE, breathing time is adjustable
- Support 256 steps linearity dimming, Imax is 37mA
- Support GPIO input/output mode
- GPIO input mode, internal $8 \mu \mathrm{~s}$ debounce
- Standard $\mathrm{I}^{2} \mathrm{C}$ interface
- $I^{2} \mathrm{C}$ interface and GPIO can operate at 1.8 V
- Support shutdown function, low level effective
- Simple Voltage Range VCC: $2.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$
- TQFN 3mmX3mmX0.75mm-20L Package


## APPLICATIONS

Mobile Phones/ Portable Media Player
Home Appliances

## GENERAL DESCRIPTION

AW9106B is a 6 -channel LED controller with $I^{2} \mathrm{C}$ interface. Each channel can be used for GPIO. LED dimming combined with extended GPIO function, which can give full play to the application value of single chip.

AW9106B configures the current level to realize 256 steps linear dimming with $I^{2} \mathrm{C}$ interface. The default $\mathrm{I}_{\mathrm{MAX}}$ current is 37 mA .

When OUTx works in a GPIO input mode, AW9106B detected input state to occur interrupt with internal $8 \mu$ s debounce.

AW9106B supports two intelligent breathing modes: BLINK mode and SMART-FADE mode. BLINK mode allows LED automatic to flash periodically according the setting time parameter.

AW9106B is available in TQFN3X3-20L package. The operating voltage range is $2.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$.

## TYPICAL APPLICATION CIRCUIT



Figure 1 AW9106B Typical Application Circuit

## 1 PIN CONFIGURATION AND TOP MARK



## 2 PIN DEFINITION

| NO | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | SDA | Serial Data I/O for ${ }^{2} \mathrm{C}$ Interface |
| 2 | VCC | Power Supply |
| 3 | GND | Power Ground |
| 4 | INTN | Interrupt Output, Low Active |
| 5 | SHDN | Shutdown Pin, Low Active |
| 6 | AD1 | $I^{2} \mathrm{C}$ Address Pin |
| 7 | OUTO | Defaults to GPIO, LED driver configurable, support intelligence breathing mode. The default state after power on according to the level of AD1/AD0 PIN |
| 8 | OUT1 | Defaults to GPIO, LED driver configurable, support intelligence breathing mode. The default state after power on according to the level of AD1/ADO PIN |
| 9 | OUT2 | Defaults to GPIO, LED driver configurable, support intelligence breathing mode. The default state after power on according to the level of AD1/AD0 PIN |
| 10 | OUT3 | Defaults to GPIO, LED driver configurable, support intelligence breathing mode. The default state after power on according to the level of AD1/AD0 PIN |
| 11 | OUT4 | Defaults to GPIO, LED driver configurable, support intelligence breathing mode. The default state after power on according to the level of AD1/ADO PIN |
| 12 | OUT5 | Defaults to GPIO, LED driver configurable, support intelligence breathing mode. The default state after power on according to the level of AD1/AD0 PIN |
| 13 | NC | NC |
| 14 | NC | NC |
| 15 | GND | Power Ground |
| 16 | NC | NC |
| 17 | NC | NC |
| 18 | NC | NC |
| 19 | ADO | $I^{2} \mathrm{C}$ Address Pin |
| 20 | SCL | Serial Clock Input for ${ }^{2} \mathrm{C}$ Interface |

## 3 FUNCTIONAL BLOCK DIAGRAM



Figure 2 FUNCTIONAL BLOCK DIAGRAM

## 4 TYPICAL APPLICATION CIRCUITS



Note: When the anode of LED is connected to VBAT, AD1/AD0 of the chip should be connected to VBAT to ensure the default electricity state of GPIO is high or high resistance and the LED will be off. The default electricity state of GPIO is decided by AD1/AD0 level.

## 5 ORDERING INFORMATION

| Part Number | Temperature | Package | Marking | MSL Level | ROHS | Delivery Form |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AW9106BTQR | $-40^{\circ} \mathrm{C} \sim 85^{\circ} \mathrm{C}$ | $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ <br> $\times 0.75 \mathrm{~mm}$ | AW9106B | MSL3 | ROHS <br> + HF | 6000 units/ <br> Tape and Reel |



## 6 ABSOLUTE MAXIMUM RATINGS ${ }^{(\text {NOTE } 1)}$

| Parameter | Range |
| :---: | :---: |
| Supply Voltage range VCC | -0.3V to 6 V |
| SCL,SDA,AD0,AD1,INTN,SHDN,OUT0-5 PINS voltage range | -0.3V to VCC |
| Max power dissipation (PDmax,package@ $\mathrm{TA}=25^{\circ} \mathrm{C}$ ) | 3.2 W |
| Package thermal resistance $\theta_{\mathrm{JA}}$ | $31{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Maximum Junction temperature $\mathrm{T}_{\text {Jmax }}$ | $125{ }^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65{ }^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead temperature (Sodering 10 Seconds) | $260{ }^{\circ} \mathrm{C}$ |
| ESD ${ }^{(\text {NOTE2) }}$ |  |
| HBM(All Pins) | $\pm 4000 \mathrm{~V}$ |
| Latch-up |  |
| Test Condition: JEDEC STANDARD NO.78A FEBURARY 2006 | $\begin{gathered} \text { +IT: }+450 \mathrm{~mA} \\ \text {-IT: }-450 \mathrm{~mA} \end{gathered}$ |

NOTE1: Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE2: The human body model is a 100pF capacitor discharged through a $1.5 \mathrm{k} \Omega$ resistor into each pin. Test method: MIL-STD-883G Method 3015.7

## 7 ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{cc}}=3.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ for typical values（unless otherwise noted）

|  | PARAMETER | TEST CONDITION | MIN | TYPE | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply voltage and current |  |  |  |  |  |  |
| VCC | Input voltage | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \sim 85^{\circ} \mathrm{C}$ | 2.5 |  | 5.5 | V |
| $\mathrm{V}_{\text {POR }}$ | Power on reset voltage | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \sim 85^{\circ} \mathrm{C}$ |  | 1.8 | 2.3 | V |
| $\mathrm{I}_{\text {Shutdown }}$ | Current in Shutdown mode | SHDN $=0 \mathrm{~V}, \mathrm{VIO}=0 \mathrm{~V}$ |  | 0.1 | 2 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{SHDN}=0 \mathrm{~V}, \mathrm{VIO}=1.8 \mathrm{~V}$ |  | 8.5 |  |  |
| $I_{\text {StandBy }}$ | Current in Standby mode | $\mathrm{SHDN}=1.8 \mathrm{~V}, \mathrm{VIO}=1.8 \mathrm{~V}$ |  | 80 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {Active }}$ | Current in GPIO mode | GPMD＿A＝0×03，GPMD＿B＝0×0F， <br> GPIO＿CFG＿A＝0x03， <br> GPIO＿CFG＿B＝0x0F， <br> $A D 1=A D 2=1.8 \mathrm{~V}$ |  | 80 |  | $\mu \mathrm{A}$ |
|  |  | GPMD＿A＝0×03，GPMD＿B＝0x0F， <br> GPIO＿CFG＿A＝0x00， <br> GPIO＿CFG＿B＝0x00， <br> GPIO＿OUTPUT＿A＝0×03， <br> GPIO＿OUTPUT＿B＝0x0F， |  | 13 |  | uA |
|  | Current in LED mode | $G P M D \_A=0 \times 00, G P M D \_B=0 \times 00$ $I S E L=3, D I M x=0 x F F$ |  | 1.7 |  | mA |
| Digital output |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high level（OUT0～5） | $\mathrm{VCC}=2.5 \mathrm{~V}, \mathrm{I}_{\text {SOURCE }}=10 \mathrm{~mA}$ |  | VCC－170 |  | mV |
|  |  | $\mathrm{VCC}=3.6 \mathrm{~V}$ ， $\mathrm{ISOURCE}=20 \mathrm{~mA}$ |  | VCC－250 |  | mV |
|  |  | $V C C=5 \mathrm{~V}, \mathrm{I}_{\text {SOURCE }}=20 \mathrm{~mA}$ |  | VCC－200 |  | mV |
| $\mathrm{V}_{\text {OL }}$ | Output low level（OUT0～5） | $\mathrm{VCC}=2.5 \mathrm{~V}, \mathrm{I}_{\mathrm{SINK}}=20 \mathrm{~mA}$ |  | 90 |  | mV |
|  |  | $\mathrm{VCC}=3.6 \mathrm{~V}, \mathrm{I}_{\text {IINK }}=20 \mathrm{~mA}$ |  | 70 |  | mV |
|  |  | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{I}_{\text {SINK }}=20 \mathrm{~mA}$ |  | 60 |  | mV |
|  | Output low level （SDA，INTN） | $\mathrm{VCC}=2.5 \mathrm{~V}, \mathrm{I}_{\mathrm{SINK}}=6 \mathrm{~mA}$ |  | 150 |  | mV |
|  |  | $\mathrm{VCC}=3.6 \mathrm{~V}, \mathrm{I}_{\text {SINK }}=6 \mathrm{~mA}$ |  | 100 |  | mV |
|  |  | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{I}_{\text {SINK }}=6 \mathrm{~mA}$ |  | 75 |  | mV |
| Digital input |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Logic high level （SCL，SDA，SHDN，AD0，AD1，OUT0～5） |  | 1.4 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic low level （SCL，SDA，SHDN，AD0，AD1，OUT0～5） |  |  |  | 0.4 | V |
| $\mathrm{I}_{\mathrm{H},} \mathrm{I}_{\text {IL }}$ | $\begin{gathered} \text { Input current } \\ \text { (SCL,SDA,ADO,AD1,OUT0~5) } \end{gathered}$ | $\mathrm{V}_{1}=\mathrm{VCC}$ or GND | －0．2 |  | ＋0．2 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {＿SHDN }}$ | Resistant of shutdown pin |  |  | 100k |  | $\Omega$ |
| $\mathrm{Cl}_{1}$ | $\begin{gathered} \text { Input capacitor } \\ \text { (SCL,SDA,SHDN,AD0,AD1,OUT0~5) } \end{gathered}$ | $\mathrm{V}_{1}=\mathrm{VCC}$ or GND |  | 3 |  | pF |
| $\mathrm{tsP}_{\text {－SHDN }}$ | Low burr pulse width | SHDN＝VCC |  | 10 |  | $\mu \mathrm{s}$ |
| LED driver |  |  |  |  |  |  |
| $\mathrm{I}_{\text {Led }}$ | Current Source | ISEL＜1：0＞＝0， $\mathrm{DIMx}=\mathrm{FFH}$ |  | 37 |  | mA |
| $\mathrm{V}_{\text {drop1 }}$ | Low－6（OUT0～5）output voltage drop | $\mathrm{I}_{\text {Out }}=21 \mathrm{~mA}, \mathrm{ISEL}<1: 0>=01, \mathrm{DIMx}=\mathrm{COH}$ |  | 60 | 200 | mV |

## 8 I²$^{2} \mathrm{C}$ INTERFACE TIMING

| Parameter | Symbol | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Interface Clock frequency | fSCL |  |  | 400 | kHz |
| (Repeat-start) Start condition hold time | $\mathrm{tHD}^{\text {STA }}$ | 0.6 |  |  | $\mu \mathrm{S}$ |
| Low level width of SCL | tLow | 1.3 |  |  | $\mu \mathrm{S}$ |
| High level width of SCL | $\mathrm{t}_{\text {HIGH }}$ | 0.6 |  |  | $\mu \mathrm{S}$ |
| (Repeat-start) Start condition setup time | $\mathrm{t}_{\text {SU:STA }}$ | 0.6 |  |  | $\mu \mathrm{S}$ |
| Data hold time | $\mathrm{t}_{\mathrm{HD}: \text { DAT }}$ | 0 |  |  | $\mu \mathrm{S}$ |
| Data setup time | $\mathrm{t}_{\text {SU:DAT }}$ | 0.1 |  |  | $\mu \mathrm{S}$ |
| Rising time of SDA and SCL | $\mathrm{t}_{\mathrm{R}}$ |  |  | 0.3 | $\mu \mathrm{S}$ |
| Falling time of SDA and SCL | $\mathrm{t}_{\mathrm{F}}$ |  |  | 0.3 | $\mu \mathrm{S}$ |
| Stop condition setup time | $\mathrm{t}_{\text {Su: }}$ STo | 0.6 |  |  | $\mu \mathrm{S}$ |
| Time between start and stop condition | $t_{\text {BUF }}$ | 1.3 |  |  |  |
| Maximum width noise input filter out(burr) | $\mathrm{t}_{\text {SP }}$ | 0 |  | 50 | nS |
| Capacitor of the bus | $\mathrm{C}_{\mathrm{b}}$ |  |  | 400 | pF |



## 9 FUNCTIONAL DESCRIPTION

AW9106B is a 6 channel co－anode current breathing led driver．There is 256 current levels configurable via register CTL．ISEL．The maximum driver current $I_{\text {max }}$ is 37 mA ．

The led drivers and GPIO can switch to another one with configuring register GPMD＿A／GPMD＿B．The default status of OUT0～OUT5 are used for GPIO function．

AW9106B supports two types of intelligent breathing modes：BLINK and SMART－FADE．In BLINK mode， AW9106B completes＂fade－on＂and＂fade off＂breathing periodically．In SMART－FADE mode，AW9106B runs ＂fade－on＂and＂fade off＂independently with register GPIO＿OUTPUT＿A／GPIO＿OUTPUT＿B configuration．

## 9．1 SHUTDOWN AND RESET

AW9106B enters shutdown mode when SHDN is low level．When SHDN is pulled up from shutdown state， AW9106B enters standby mode and will be reset to the default state．

AW9106B offers 3 kinds of reset function：
－Power on reset－－ 5 ms after power on，the chip is reset to the default state．
－Hardware reset－keep SHDN low level over $20 \mu \mathrm{~s}$ ，reset all internal circuit．
－Software reset－－write 00 H to register 7FH，reset all internal circuit．
When AW9106B is reset，the default state of OUTx pin is GPIO．

## 9．2 LED DIMMING FUNCTION

AW9106B led driver uses co－anode current source．In default status，the maximum driving current $l_{\text {max }}$ is 37 mA ． After power on，OUTx $(x=0 \sim 5)$ used for GPIO．AW9106B can switch OUTx to led driver mode with configuring GPMD＿A and GPMD＿B，shown in table 4\＆5．

AW9106B configures four dimming range by ISEL［1：0］，0～I $I_{\operatorname{MAX}}$（default）， $0 \sim(3 / 4) I_{\operatorname{MAX}}, 0 \sim(2 / 4) I_{\operatorname{MAX}}$ or $0 \sim(1 / 4) I_{\operatorname{MAX}}$ ， which means 256 steps dimming range： $0 \sim 37 \mathrm{~mA}$（default）， $0 \sim 27.75 \mathrm{~mA}, 0 \sim 18.5 \mathrm{~mA}$ or $0 \sim 9.25 \mathrm{~mA}$ ．ISEL［1：0］ configuration is refer to table 3 ．

The dimming level of each channel is configured by $\operatorname{DIMx}(x=0 \sim 5)$ register． 8 －bits DIMx can be configured to 256 levels，from 00H to FFH．

| DIMx bit |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Dimming level |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $1 / 255 \times I_{\operatorname{MAX}}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $2 / 255 \times I_{\operatorname{MAX}}$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | $253 / 255 \times I_{\operatorname{MAX}}$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | $254 / 255 \times I_{\operatorname{MAX}}$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $255 / 255 \times I_{\operatorname{MAX}}$ |

### 9.3 GPIO FUNCTION

When AW9106B is used in GPIO, the direction of OUTx is configured by GPIO_CFG_A/GPIO_CFG_B (table14, 15). When OUTx is configured to output, write GPIO_OUTPUT_A or GPIO_OUTPUT_B register (table12, 13) driver high or low level.

The following table shows OUTx default output driving value after power on.

| AD1 | AD0 | OUT5 | OUT4 | OUT3 | OUT2 | OUT1 | OUT0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| GND | GND | 0 | 0 | 0 | 0 | 0 | 0 |
| GND | VCC | Hi-Z | Hi-Z | 1 | 1 | 1 | 1 |
| VCC | GND | 0 | 0 | 0 | 0 | 0 | 0 |
| VCC | VCC | Hi-Z | Hi-Z | 1 | 1 | 1 | 1 |

When OUTx is configured to input mode, the logic level of OUTx can be acquired with reading GPIO_INPUT_A or GPIO_INPUT_B register (table 10, 11). AW9106B can support 1.8 V level logic.

OUT0~OUT3 are default to PUSH-PULL driver. OUT4~OUT9 are default to OPEN-DRAIN driver and can be configured as PUSH-PULL driver with GPOMD (table 3).

### 9.4 INTERRUPT FUNCTION

When OUTx is used for GPIO input, AW9106B detects the input state and produces interrupt request. Low level of INTN is active. INTN should be connected to pull-up resistor.

AW9106B has built-in debounce filter. The input state with $8 \mu \mathrm{~s}$ low-pass filter will be steady. The interrupt request will not be produced when input state changes in $8 \mu \mathrm{~s}$.

In default status, GPIO interrupt is enabled (GPIO_INTN_A or GPIO_INTN_B setting, table16,17). Only enable interrupt function and configured to GPIO input mode, the interrupt will be produced on INTN.

Clear the interrupt by reading register GPIO_INPUT_A, GPIO_INPUT_B register. The interrupt of OUT4~OUT5 only be cleared by read GPIO_INPUT_A register. The interrupt of OUT0~OUT3 only be cleared by read GPIO_INPUT_B register. The interrupts status can't be cleared by the other group.

When AW9106B produces the interrupt request, the interrupt request will be reserved until reading GPIO_INPUT_A or GPIO_INPUT_B GPIO. The interrupt will be not cleared even if AW9106B switches to GPIO output, or disable GPIO interrupt function.


### 9.5 BLINK BREATHING MODE

OUTx of AW9106B supports BLINK breathing mode. In this mode, AW9106B will complete periodic blink effect automatically until exit the BLINK mode or close breathing function.

1．Configure OUTx to led driver mode．According to application situation，set register EN＿BRE to enable breathing mode．Set GPIO＿CFG＿A／B（Table 14，15，pay attention to the switch of GPIO and breathing function）to open BLINK function．
2．Configure the timing parameter for BLINK breathing effects：
■ Blink delay＿＿DLY＿TMR（Table 9）．When enable the BLINK mode，led starts blink after DLY＿TMR time．
－Fade－on process＿＿FDON＿TMR（Table 7）．The time of fade－on effect has 6 kinds of choice （0ms～5040ms）．The fade－on has 64 step dimming level and led turns on gradually from dark．

■ Full on process＿＿FLON＿TMR（Table 8）．Full on state has 8 kinds of choice（0ms～20160ms）．the led driving current of this period is decided by ISEL［1：0］．

■ Fade－off process＿＿FDOFF＿TMR（Table 7）．The time of fade－off effect has 6 kinds of choice （ $0 \mathrm{~ms} \sim 5040 \mathrm{~ms}$ ）．The fade－off has 64 step dimming level and led turns off gradually from bright．

■ Full off process＿—FLOFF＿TMR（Table 8）．Full off state has 8 kinds of choice（0ms～20160ms）．The led driving current is 0 in this period．

3．After setting blinking parameter，enable GO control bit and the led in BLINK mode starts blink periodically and automatically．

DLY＿BRE of 6 channel，the parameter of BLINK mode，is independent configuration，which can make led be opened in turn．The fade－on／fade－off／full－on／full－off parameter are same and can be modified at any time．The new configuration will be adjusted in the next breathing period．

AW9106B exits BLINK mode by disable GPIO＿CFG＿A／B corresponding bit or disable EN＿BRE setting．The difference is AW9106B will exit BLINK immediately by disable EN＿BRE，but we must wait it complete breathing period by another one．


## 9．6 SMART－FADE MODE

The SMART－FADE mode of AW9106B is semi－automatic breathing，which will simplify 64 steps fade－on and fade－off interface operation into 1 bit writing operation：Writing＇1＇means fade－on process and remaining all bright；Writing＇0＇means fade－off process and remaining all dark．

Configure SMART－FADE mode：

1. Set EN_BRE register and open breathing mode according to the application;
2. Set GPIO_CFG_A/B (View table 14,15, pay attention to the switch of GPIO and breathing function), SMART-FADE mode is default;
3. Set GPIO_OUTPUT_A/B bit to complete fade-on or fade-off (View table 12,13, pay attention to the switch of GPIO and breathing function).

The time of fade-on and fade-out in SMART-FADE mode is controlled by FDON_TMR and FDOFF_TMR. AW9106B exits SMART-FADE mode by disable EN_BRE.


## 10 I²$^{2}$ INTERFACE

AW9106B supports the ${ }^{2} \mathrm{C}$ serial bus and data transmission protocol in fast mode at 400 KHz . AW9106B operates as a slave on the $I^{2} \mathrm{C}$ bus. Connections to the bus are made via the open-drain I/O pins SCL and SDA. The pull-up resistor can be selected in the range of $1 \mathrm{k} \sim 10 \mathrm{k} \Omega$ and the typical value is $4.7 \mathrm{k} \Omega$. AW9106B can support different high level ( $1.8 \mathrm{~V} \sim 3.3 \mathrm{~V}$ ) of this $\mathrm{I}^{2} \mathrm{C}$ interface.

### 10.1 Start and Stop Condition

${ }^{2} \mathrm{C}$ start: SDA changes form high level to low level when SCL is high level.
$I^{2} C$ stop: SDA changes form low level to high level when $S C L$ is high level.


### 10.2 Data Transmission

After the start condition, $\mathrm{I}^{2} \mathrm{C}$ bus sent an address of slave. AW9106B wait to receive slave address When receiving start condition. If the address from $\mathrm{I}^{2} \mathrm{C}$ bus is same as the address of AW9106B, the slave pull SDA to acknowledge.

### 10.3 Data Validity

When SCL is in high level, SDA must remain one level stationary .Except start condition and stop condition, SDA level can change just in low level of SCL.


### 10.4 Acknowledge

ACK means the successful transfer of $I^{2} \mathrm{C}$ bus data. After master sends 8bits data, SDA must be released; SDA is pulled to GND by slave device when slave acknowledges.

When master reads, slave device sends 8bit data, releases the SDA and waits for ACK from master. If ACK is sent and ${ }^{2} \mathrm{C}$ stop is not sent by master, slave device sends the next data. If ACK is not sent by master, slave device stops to send data and waits for $\mathrm{I}^{2} \mathrm{C}$ stop.


### 10.5 Address

AW9106B supply two address pins AD1,AD0. This allows single ${ }^{2} \mathrm{C}$ bus can use four AW9106B at the same time. The high five bit of slave address is "10110", the bit2 is AD1, and the bit1 is AD0. The bit0(LSB) is writing and reading flag bit, which define the next operation writing or reading. ' 1 ' is read and ' 0 ' is write.

| 1 | 0 | 1 | 1 | 0 | AD1 | AD0 | $R / \bar{W}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

( The value of AD1 and AD0 is same as AD1 and AD0 PIN )

### 10.6 Writing Operation

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock (SCL). Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol permits a single data line to transfer both command/control information and data using the synchronous serial clock.

Each data transaction is composed of a Start Condition, a number of byte transfers (set by the software) and a Stop Condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit firstly. After each byte, an Acknowledge signal must follow.

In a write process, the following steps should be followed:

1) Master device generates START condition. The "START" signal is generated by lowering the SDA signal while the SCL signal is high.
2) Master device sends slave address (7-bit) and the data direction bit ( $\mathrm{w}=0$ ).
3) Slave device sends acknowledge signal if the slave address is correct.
4) Master sends control register address (8-bit)
5) Slave sends acknowledge signal
6) Master sends 8Bit data to be written to the addressed register
7) Slave sends acknowledge signal
8) Master generates STOP condition to indicate write cycle end


### 10.7 Reading Operation

In a read cycle, the following steps should be followed:

1) Master device generates START condition
2) Master device sends slave address (7-bit) and the data direction bit ( $\mathrm{w}=0$ ).
3) Slave device sends acknowledge signal if the slave address is correct.
4) Master sends control register address (8-bit)
5) Slave sends acknowledge signal
6) Master generates STOP condition followed with START condition or REPEAT START condition
7) Master device sends slave address (7-bit) and the data direction bit ( $r=1$ ).
8) Slave device sends acknowledge signal if the slave address is correct.
9) Slave sends 8Bit data from addressed register.
10) Master sends acknowledge signal
11) If the master device sends acknowledge signal, the slave device will increase the control register address by one, then send the next data from the new addressed register. If master sends no acknowledge signal, the slave device stop to send data and wait for STOP condition.
12) If the master device generates STOP condition, the read cycle is ended.


## 11 REGISTER DESCRIPTION

### 11.1 REGISTER OVERVIEW

Table 1. AW9106B registers list

| Addr <br> (HEX) | W/R | Defaut <br> Value <br> (HEX) | Function | Description |
| :--- | :--- | :--- | :--- | :--- |
| 00H | R | xxH | GPIO_INPUT_A | OUT4~OUT5 port GPIO input state |
| 01H | R | xxH | GPIO_INPUT_B | OUT0~OUT3 port GPIO input state |
| 02H | W/R | Depend <br> on AD1/ <br> AD0 | GPIO_OUTPUT_A | OUT4~OUT5 port GPIO output state; <br> In SMART-FADE mode, OUT4~OUT5 can be used for <br> "fade-on" and "fade-off" dimming control. |
| 03H | W/R | Depend <br> on AD1/ <br> ADO | GPIO_OUTPUT_B | OUT0~OUT3 port GPIO output state; <br> In SMART-FADE mode, OUTO~OUT3 can be used for <br> "fade-on" and "fade-off" dimming control. |
| 04H | W/R | OOH | GPIO_CFG_A | OUT4~OUT5 port GPIO input and output direction <br> control; |


|  |  |  |  | In breathing mode, control OUT4~OUT5 to enter into BLINK mode or SMART-FADE mode. |
| :---: | :---: | :---: | :---: | :---: |
| 05H | W/R | OOH | GPIO_CFG_B | OUTO~OUT3 port GPIO input and output direction control; <br> In breathing mode, control OUTO~OUT3 to enter into BLINK mode or SMART-FADE mode. |
| 06H | W/R | OOH | GPIO_INTN_A | OUT4~OUT5 enable interrupt function |
| 07H | W/R | OOH | GPIO_INTN_B | OUT0~OUT3 enable interrupt function |
| 08H~10H | - | - | - | Reserved |
| 11H | W/R | OOH | CTL | Global Control |
| 12 H | W/R | FFH | GPMD_A | Switch OUT4~OUT5 LED driver mode or GPIO mode |
| 13 H | W/R | FFH | GPMD_B | Switch OUTO~OUT3 LED driver mode or GPIO mode |
| 14 H | W/R | OOH | EN_BRE | Enable LED breathing mode |
| 15 H | W/R | OOH | FADE_TMR | In BLINK or SMART-FADE mode, LED "fade-on" or "fade-off" time parameter |
| 16H | W/R | OOH | FULL_TMR | In BLINK mode, LED light all on or all off time parameter |
| 17H | W/R | OOH | DLYO_BRE | In BLINK mode, OUTO blink delay time before start |
| 18 H | W/R | OOH | DLY1_BRE | In BLINK mode, OUT1 blink delay time before start |
| 19H | W/R | OOH | DLY2_BRE | In BLINK mode,OUT2 blink delay time before start |
| 1AH | W/R | OOH | DLY3_BRE | In BLINK mode,OUT3 blink delay time before start |
| 1BH | W/R | 00H | DLY4_BRE | In BLINK mode,OUT4 blink delay time before start |
| 1 CH | W/R | OOH | DLY5_BRE | In BLINK mode, OUT5 blink delay timer before start |
| 1DH~1FH | - | - | - | Reserved |
| 20 H | W | OOH | DIMO | OUTO port 256 steps dimming control |
| 21H | W | OOH | DIM1 | OUT1 port 256 steps dimming control |
| 22 H | W | OOH | DIM2 | OUT2 port 256 steps dimming control |
| 23H | W | OOH | DIM3 | OUT3 port 256 steps dimming control |
| 24H | W | 00H | DIM4 | OUT4 port 256 steps dimming control |
| 25 H | W | OOH | DIM5 | OUT5 port 256 steps dimming control |
| 26H~7EH | - | - | - | Reserve |
| 7FH | W | OOH | RESET | Write 00H,reset by software |

## 11．2 REGISTER DETAIL

Table 2．DIMO～DIM5（20H～25H），256 steps dimming configuration register

| Bit | Symbol | Description | Default |
| :--- | :--- | :--- | :--- |
| $D[7: 0]$ | DIM | 256 steps dimming level choice <br> $20 \mathrm{H} \sim 25 \mathrm{H}$ corresponding to OUT0～OUT5 dimmer instruction；D［7：0］ <br> code from 0 to 255 corresponding to the current $0 \sim I_{\text {MAX }}$ | 00 H |

Table 3．CTL（11H），Global control register

| Bit | Symbol | Description | Default |
| :---: | :---: | :---: | :---: |
| D7 | GO | Writing 1 to enable breathing in BLINK mode． | 0 |
| D［6：5］ | － | － | Remain |
| D4 | GPOMD | OUT4～OUT5 driver option in GPIO mode <br> 0：OPEN－DRAIN <br> 1：PUSH－PULL | 0 |
| D［3：2］ | － | － | Remain |
| $\mathrm{D}[1: 0]$ | ISEL | $\begin{aligned} & 256 \text { dimming range option } \\ & 00: 0 \sim 37 \mathrm{~mA} \\ & 01: \quad 0 \sim 27.75 \mathrm{~mA} \\ & 10: \quad 0 \sim 18.5 \mathrm{~mA} \\ & 11: \quad 0 \sim 9.25 \mathrm{~mA} \end{aligned}$ | 00 |

Table 4．GPMD＿A（12H），GPIO control switch to LED driver register

| Bit | Symbol | Description | Default |
| :--- | :--- | :--- | :--- |
| $D[7: 2]$ | - | - | Remain |
| D1 | GPMD＿A1 | OUT5 mode control <br> $0:$ LED mode <br> $1:$ GPIO mode | 1 |
| D0 | GPMD＿A0 | OUT4 mode control <br> $0:$ LED mode <br> $1:$ GPIO mode | 1 |

Table 5．GPMD＿B（13H），GPIO control switch to LED driver register

| Bit | Symbol | Description |  | Default |
| :--- | :--- | :--- | :--- | :--- |

AW9106B

| D[7:4] | - | - | Remain |
| :--- | :--- | :--- | :--- |
| D3 | GPMD_B3 | OUT3 mode control <br> 0: LED mode <br> 1: GPIO mode | 1 |
| D2 | GPMD_B2 | OUT2 mode control <br> 0: LED mode <br> 1: GPIO mode | 1 |
| D1 | GPMD_B1 | OUT1 mode control <br> 0: LED mode <br> $1:$ GPIO mode | 1 |
| D0 | GPMD_B0 | OUT0 mode control <br> 0: LED mode <br> 1: GPIO mode | 1 |

Table 6. EN_BRE(14H),EN_BREATHING REGISTER

| Bit | Symbol | Description | Default |
| :--- | :--- | :--- | :--- |
| D[7:6] | - | - | Remain |
| D5 | EN_BRE5 | OUT5 enable breath mode <br> 0: disable <br> 1: enable | 0 |
| D4 | EN_BRE4 | OUT4 enable breath mode <br> 0: disable <br> $1:$ enable | 0 |
| D3 | EN_BRE3 | OUT3 enable breath mode <br> 0: disable <br> $1:$ enable | 0 |
| D2 | EN_BRE2 | OUT2 enable breath mode <br> 0: disable <br> $1:$ enable | 0 |
| D1 | EN_BRE1 | OUT1 enable breath mode <br> $0:$ disable <br> $1:$ enable | 0 |
| D0 | EN_BRE0 | OUT0 enable breath mode | 0 |


|  | $0:$ disable <br> $1:$ enable |  |
| :--- | :--- | :--- | :--- |

Table 7．FADE＿TMR（15H），Fade－on or fade－off time setting register in BLINK or SMART－FADE

| Bit | Symbol | Description | Default |
| :--- | :--- | :--- | :--- |
| $D[7: 6]$ | - | - | Remain |
| $D[5: 3]$ | FDOFF＿TMR | Fade－off time setting <br> $000:$ 0ms <br> $001: 315 \mathrm{~ms}$ <br> $010: 630 \mathrm{~ms}$ <br> $011: 1260 \mathrm{~ms}$ <br> $100: 2520 \mathrm{~ms}$ <br> $101: 5040 \mathrm{~ms}$ <br> $110 / 111: 0 \mathrm{~ms}$ | 000 |
| D［2：0］ | FDON＿TMR | Fade－on time setting <br> $000: 0 \mathrm{~ms}$ <br> $001: 315 \mathrm{~ms}$ <br> $010: 630 \mathrm{~ms}$ <br> $011: 1260 \mathrm{~ms}$ <br> $100: 2520 \mathrm{~ms}$ <br> $101: 5040 \mathrm{~ms}$ <br> $110 / 111: 0 \mathrm{~ms}$ | 000 |

Table 8．FULL＿TMR（16H），AII－on or all－off time setting register in BLINK mode．

| Bit | Symbol | Description | Default |
| :---: | :---: | :---: | :---: |
| D［7：6］ | － | － | Remain |
| $D[5: 3]$ | FLOFF＿TMR | All－off time setting <br> 000：Oms <br> 001：315ms <br> 010：630ms <br> 011：1260ms <br> 100：2520ms <br> 101：5040ms <br> 110：10080ms <br> 111： 20160 ms | 000 |


| D［2：0］ | FLON＿TMR | All－on time setting <br> 000： 0 ms <br> $001: 315 \mathrm{~ms}$ <br> $010: 630 \mathrm{~ms}$ <br> $011: 1260 \mathrm{~ms}$ <br> $100: 2520 \mathrm{~ms}$ <br> $101: 5040 \mathrm{~ms}$ <br>  |  |
| :--- | :--- | :--- | :--- |
|  |  | 000 |  |
|  |  | $110: 10080 \mathrm{~ms}$ |  |
|  |  |  |  |
|  |  |  |  |

Table 9．DLY0＿BRE～DLY5＿BRE（17H～1CH），delay to breath time setting register in BLINK

| Bit | Symbol | Description | Default |
| :--- | :--- | :--- | :--- |
| D［7：0］ | DLY＿TMR | Start time to delay breathing in BLINK mode <br> $00 \mathrm{H}: 0 \mathrm{~ms}$ <br> $01 \mathrm{H}: 315 \mathrm{~ms}$ |  |
|  |  | FFH： 80640 ms <br> （per 1 unit： 315 ms ） | 00 H |

Table 10．GPIO＿INPUT＿A（OOH），GPIO input state register

| Bit | Symbol | Description | Default |
| :--- | :--- | :--- | :--- |
| D［7：2］ | - | - | Remain |
| D1 | GPIO＿INPUT＿A1 | OUT5 pin state <br> $0:$ Low level <br> $1:$ High level | x |
| D0 | GPIO＿INPUT＿A0 | OUT4 pin state <br> $0:$ Low level <br> $1:$ High level | x |

Table 11．GPIO＿INPUT＿B（01H），GGIO input state register

| Bit | Symbol | Description | Default |
| :--- | :--- | :--- | :--- |
| D［7：4］ | - | - | Remain |
| D3 | GPIO＿INPUT＿B3 | OUT3 pin state <br> $0:$ Low level <br> $1:$ High level | x |


| D2 | GPIO_INPUT_B2 | OUT2 pin state <br> $0:$ Low level <br> $1:$ High level | x |
| :--- | :--- | :--- | :--- |
| D1 | GPIO_INPUT_B1 | OUT1 pin state <br> $0:$ Low level <br> $1:$ High level | x |
| D0 | GPIO_INPUT_B0 | OUT0 pin state <br> $0:$ Low level <br> $1:$ High level | x |

Table 12. GPIO_OUTPUT_A(02H),GPIO output state register or as driver control in SMART-FADE mode

| Bit | Symbol | Description | Default |
| :---: | :---: | :---: | :---: |
| D[7:2] | - | - | Remain |
| D1 | GPIO_OUTPUT_A1 | GPMD_A1 $=1$, as driving OUT5 pin state <br> 0 : Low level <br> 1: High level <br> GPMD_A1 $=0$ \& EN_BRE5 $=1$, OUT5 in SMART-FADE mode <br> $0->1$ : fade-on <br> $1->0$ : fade-off | Depend on ADO and AD1 |
| D0 | GPIO_OUTPUT_A0 | GPMD_A0 $=1$, as OUT4 pin state <br> 0: Low level <br> 1: High level <br> GPMD_A $0=0$ \& EN_BRE4 $=1$, OUT4 in SMART-FADE mode <br> $0->1$ : fade-on <br> 1->0: fade-off |  |

Table 13. GPIO_OUTPUT_B(O3H),GPIO output state register or as driver control in SMART-FADE mode

| Bit | Symbol | Description | Default |
| :--- | :--- | :--- | :--- |
| $D[7: 4]$ | - | - | Remain |
| D3 | GPIO_OUTPUT_B3 | GPMD_B3=1, as driving OUT3 pin state <br> $0:$ Low level <br> $1:$ High level | Depend <br> on AD0 <br> and AD1 |


|  |  | GPMD＿B3＝0 \＆EN＿BRE3＝1，OUT3 in SMART－FADE mode <br> $0->1: ~ f a d e-o n ~ c o n t r o l ~$ |
| :--- | :--- | :--- |
| D2 |  |  |

Table 14．GPIO＿CFG＿A（04H），GPIO input or output select register or as BLINK，SMART－FADE Mode select

| Bit | Symbol | Description | Default |
| :--- | :--- | :--- | :--- |
| D［7：2］ | - | - | Remain |
| D1 | GPIO＿CFG＿A1 | GPMD＿A1＝1，OUT5 input or output choice <br> $0:$ output <br> $1:$ input <br> GPMD＿A1＝0 \＆EN＿BRE5＝1，OUT5 BLINK or SMART－FADE <br> mode choice <br> $0:$ SMART－FADE mode | 0 |


|  |  | $1:$ BLINK mode |  |
| :--- | :--- | :--- | :--- |
| D0 | GPIO＿CFG＿A0 | GPMD＿A0＝1，OUT4 input or output choice <br> $0:$ output <br> $1:$ input | 0 |
| GPMD＿A0＝0 \＆EN＿BRE4＝1，OUT4 BLINK or SMART－FADE <br> mode choice <br> $0:$ SMART－FADE mode <br> $1:$ BLINK mode |  |  |  |

Table 15．GPIO＿CFG＿B（05H），GPIO input or output selection register，or used for BLINK，SMART－ FADE mode choice

| Bit | Symbol | Description | Default |
| :---: | :---: | :---: | :---: |
| D［7：4］ | － | － | Remain |
| D3 | GPIO＿CFG＿B3 | GPMD＿B3＝1，OUT3 input or output choice <br> 0 ：output <br> 1：input <br> GPMD＿B3＝0 \＆EN＿BRE3 $=1$ ，OUT3 BLINK or SMART－FADE mode choice <br> 0：SMART－FADE mode <br> 1：BLINK mode | 0 |
| D2 | GPIO＿CFG＿B2 | GPMD＿B2＝1，OUT2 input or output choice <br> 0 ：output <br> 1：input <br> GPMD＿B2＝0 \＆EN＿BRE2＝1，OUT2 BLINK or SMART－FADE mode choice <br> 0：SMART－FADE <br> 1：BLINK | 0 |
| D1 | GPIO＿CFG＿B1 | GPMD＿B1＝1，OUT1 input or output choice <br> 0 ：output <br> 1：input <br> GPMD＿B1 $=0$ \＆EN＿BRE1 $=1$ ，OUT1 BLINK or SMART－FADE mode choice <br> 0：SMART－FADE mode <br> 1：BLINK mode | 0 |


| D0 | GPIO_CFG_B0 | GPMD_B0 $=1$, OUTO input or output choice <br> $0:$ output <br> $1:$ input | 0 |
| :--- | :--- | :--- | :--- |
| GPMD_B0=0 EN_BRE0=1, OUT0 BLINK or SMART-FADE |  |  |  |
| mode choice |  |  |  |
| $0:$ SMART-FADE mode |  |  |  |
| $1:$ BLINK mode |  |  |  |$\quad$.

Table 16. GPIO_INTN_A(06H),GPIO Enable Interrupt Register

| Bit | Symbol | Description | Default |
| :--- | :--- | :--- | :--- |
| D[7:2] | - | - | Remain |
| D1 | GPIO_INTN_A1 | OUT5 enable interrupt <br> $0:$ enable <br> $1:$ disable | 0 |
| D0 | GPIO_INTN_A0 | OUT4 enable interrupt <br> $0:$ enable <br> $1:$ disable | 0 |

Table 17. GPIO_INTN_B(07H),GPIO Enable Interrupt Register

| Bit | Symbol | Description | Default |
| :--- | :--- | :--- | :--- |
| D[7:4] | - | - | Remain |
| D3 | GPIO_INTN_B3 | OUT3 enable interrupt <br> $0:$ enable <br> $1:$ disable | 0 |
| D2 | GPIO_INTN_B2 | OUT2 enable interrupt <br> $0:$ enable <br> $1:$ disable | 0 |
| D1 | GPIO_INTN_B1 | OUT1 enable interrupt <br> $0:$ enable <br> $1:$ disable | 0 |
| D0 | GPIO_INTN_B0 | OUT0 enable interrupt <br> $0:$ enable <br> $1:$ disable | 0 |

## 12 TAPE AND REEL INFORMATION

## 12．1 Carrier Tape

NOTES：
1． 10 sprocket hole pitch cumulative tolerance $\pm 0.20$
2．Camber not to exceed 1 mm in 250 mm
3．Material：Black conductive Polystyrene
4．Ao and Bo measured on a plane 0.3 mm above the bottom of the pocket



| $A 0$ | $3.30 \pm 0.10$ |
| :--- | :--- |
| $B o$ | $3.30 \pm 0.10$ |
| $K o$ | $1.10 \pm 0.10$ |

5．Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier
6．Pocket position relative to sprocket hole measured as
true position of pocket，not pocket hole
7．Pocket center and pocket hole center must be same position．

### 12.3 Reel



| PRODUCT SPECIFICATIONS |  |  |  |  | DRN. : ZHD | 2005. 06. 25 | TITLE:Platic Reel |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TYPE WIDTH | $\varnothing$ A | $\varnothing \mathrm{N}$ | W1 (Min) | W2 (yax) |  |  |  |
| 12MM | $330 \pm 2.0$ | $100 \pm 1.0$ | 12.4 | 19.4 |  |  |  |
| 16 mm | $330 \pm 2.0$ | $100 \pm 1.0$ | 16.4 | 23.4 | CHK. : RPP | 2005. 06.26 | $13^{\prime \prime}$ Inch ( Dia) $\times$ 4"Inch( HUB) |
| 24MM | $330 \pm 2.0$ | $100 \pm 1.0$ | 24.4 | 31.4 |  |  |  |
| 32 MM | $330 \pm 2.0$ | $100 \pm 1.0$ | 32.4 | 39.4 | RPP. : XGM | 2005. 06.30 | Dwg Na:CM-REEL-03 |
| 44MM | $330 \pm 2.0$ | $100 \pm 1.0$ | 44.4 | 51.4 |  |  |  |

Notes:

1. Material: polystyrene
2. Flatness: maximum permissible 3 mm
3. All dimensions are in millimeters
4. Surface resistivity: $10^{5}$ to $10^{11} \mathrm{ohms} / \mathrm{sq}$ or less
5. All unmarked tolerance: $\pm 0.5$

## 13 PACKAGE DESCRIPTION



TOP VIEW


BOTTOM VIEW


SIDE VIEW

## 14 RECOMMENDED LAND PATTERN



## TOP VIEW

## 15 REFLOW



Figure 17 Package Reflow Oven Thermal Profile

| Reflow condition | Sn-Pb eutectic assembly |  | Pb-Free assembly |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Pkg. thickness $\geq 2.5 \mathrm{~mm}$ or Pkg. volume $\geq 350 \mathrm{~mm}^{3}$ | Pkg. thickness $<2.5 \mathrm{~mm}$ and Pkg. volume $<350 \mathrm{~mm}^{3}$ | Pkg. <br> thickness $\geq 2.5 \mathrm{~mm}$ or Pkg. volume $\geq 350 \mathrm{~mm}^{3}$ | Pkg. thickness $<2.5 \mathrm{~mm}$ and Pkg. volume $<350 \mathrm{~mm}^{3}$ |
| Average ramp-up rate (Liquidus Temperature $\left(\mathrm{T}_{\mathrm{L}}\right)$ to Peak) | $3{ }^{\circ} \mathrm{C} /$ second max. |  | $3^{\circ} \mathrm{C} /$ second max. |  |
| Preheat <br> - Temperature $\operatorname{Min}\left(\mathrm{T}_{\mathrm{s}(\min )}\right)$ <br> - Temperature $\operatorname{Max}\left(\mathrm{T}_{\mathrm{s}(\max )}\right)$ <br> - Time $(\min$ to $\max )\left(\mathrm{t}_{\mathrm{s}}\right)$ | $\begin{gathered} 100^{\circ} \mathrm{C} \\ 150{ }^{\circ} \mathrm{C} \\ 60-120 \text { seconds } \end{gathered}$ |  | $\begin{gathered} 150{ }^{\circ} \mathrm{C} \\ 200^{\circ} \mathrm{C} \\ 60-180 \text { seconds } \end{gathered}$ |  |
| $\begin{aligned} & \mathrm{T}_{\mathrm{s}(\max )} \text { to } \mathrm{T}_{\mathrm{L}} \\ & \text { - Ramp-up Rate } \end{aligned}$ |  |  | $3^{\circ} \mathrm{C} / \mathrm{se}$ | nd max. |
| Time maintained above: <br> - Temperature ( $\mathrm{T}_{\mathrm{L}}$ ) <br> - Time ( $\mathrm{t}_{\mathrm{L}}$ ) | $\begin{gathered} 183{ }^{\circ} \mathrm{C} \\ 60-150 \text { seconds } \end{gathered}$ |  | $\begin{gathered} 217{ }^{\circ} \mathrm{C} \\ 60-150 \text { seconds } \end{gathered}$ |  |
| Peak Temperature ( $\mathrm{T}_{\mathrm{p}}$ ) | $225+0 /-5{ }^{\circ} \mathrm{C}$ | $240+0 /-5^{\circ} \mathrm{C}$ | $245+0 /-5^{\circ} \mathrm{C}$ | $250+0 /-5^{\circ} \mathrm{C}$ |
| Time within $5{ }^{\circ} \mathrm{C}$ of actual Peak Temperature ( $\mathrm{t}_{\mathrm{p}}$ ) | 10-30 seconds | 10-30 seconds | 10-30 seconds | 20-40 seconds |
| Ramp-down Rate | $6{ }^{\circ} \mathrm{C} /$ second max. |  | $6^{\circ} \mathrm{C} /$ second max. |  |
| Time $25{ }^{\circ} \mathrm{C}$ to Peak Temperature | 6 minutes max. |  | 8 minutes max. |  |

## Parameters for classification reflow profile

Note: 1. All of the temperature parameters are measured from the top of package;
2, AW9817 is suitable for Pb-Free assembly.

## 16 REVISION HISTORY

| Vision | Date | Revision Record |
| :---: | :---: | :--- |
| V1．0 | March 2017 | First officially release |
| V1．1 | Nov．2017 | Update the electrical characteristics <br> Update the ordering information <br> Add the recommended land pattern |

## 17 DISCLAIMER

Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for LED Display Drivers category:
Click to view products by Awinic manufacturer:
Other Similar products are found below :
STP16CPP05XTTR SCT2027CSSG KP22306WGA KP1199AWPA KP1199BWPA WS9088AS7P GN1628T BCT3236EGH-TR HT1628BRWZ KP1192SPA KP1182SPA KP1262FSPA KP1072LSPA KP1191SPA KP18001WPA KP1070LSPA KP1221SPA KP107ALSPA GN1640T MBI5253GP-A MBI5124GM-B WS90561T S7P WS9821B S7P WS9032GS7P LYT3315D M08888G-11 M08890G-13 SCT2001ASIG SCT2024CSOG SCT2024CSSG AL8400QSE-7 PR4401 PR4403 PCA9685PW STP16CPC05XTTR WS2821B PR4402 M08898G-13 RT8471GJ5 RT9284A-20GJ6E TLC59482DBQR ISL97634IRT14Z-TK AW36413CSR LP5562TMX WS2818B BCR401R BCR401U BCR402U SCT2004CSOG SCT2026CSOG

