

PFE1500 Series

PFE1500-12-054xx
PFE1500-12xS412
AC-DC Front End Power Supplies

The PFE1500 is a 1500 W AC to DC power-factor-corrected (PFC) power supply that converts standard AC or HVDC power into a main output of 12 VDC for powering intermediate bus architectures (IBA) in high performance and reliability servers, routers, and network switches.

The PFE1500 Series meets international safety standards and displays the CE-Mark for the European Low Voltage Directive (LVD).



- High Efficiency, typ. 94% at half load (80+ Platinum Efficiency)
 Certification for PFE1500-12-054NA & PFE1500-12NAS412 available)
- Universal input voltage range: 90-264 VAC
- High voltage DC input: 180-350 VDC (Optional for 400 VDC)
- AC input with power factor correction
- Always-On standby output (model dependent):
 - o Programmable 3.3 V / 5 V (16.5 W)
 - o 12 V @ 3 A (36 W)
- Hot-plug capable
- Parallel operation with active digital current sharing
- Digital controls for improved performance
- High density design: 35 W/in³
- Small form factor: 54.5(W) x 40.0(H) x 321.5(L) mm
- I2C communication interface for control, programming and monitoring with Power Management Bus protocol and PSMI Protocol
- Over temperature, output over voltage and overcurrent protection
- 256 Bytes of EEPROM for user information
- 2 Status LEDs: OK and FAIL with fault signaling

Applications

- High Performance Servers
- Routers
- Switches





1. ORDERING INFORMATION

MODELS WITH PROGRAMMABLE 3.3 V / 5 V STANDBY OUTPUT

PFE	1500	-	12		054	X	X
Product Family	Power Level	Dash	V1 Output	Dash	Width	Airflow	Input ³
PFE Front-End	1500 W		12 V		54 mm	N: Normal ¹ R: Reverse ²	A: C14 Socket AC: C16 Socket AH: HVDC Socket

"N" Normal Airflow from Output connector to Input AC socket

Ordering PN: PFE1500-12-054NA for C14 AC input connector, input range is 180 VDC ~ 350 VDC and 90 VAC ~ 264 VAC
Ordering PN: PFE1500-12-054NAC for C16 AC input connector, input range is 180 VDC ~ 350 VDC and 90 VAC ~ 264 VAC
Ordering PN: PFE1500-12-054NAH for both AC and HVDC (RF-203-D-1.0) input connector, input range is 180 ~ 400 VDC and 90 ~ 264 VAC

"R" Reverse Airflow from Input AC socket to Output connector, input range is 180 VDC ~ 350 VDC and 90 VAC ~ 264 VAC Ordering PN: PFE1500-12-054RAC for C16 AC input connector, input range is 180 VDC ~ 350 VDC and 90 VAC ~ 264 VAC

Ordering PN: PFE1500-12-054RAH for both AC and HVDC (RF-203-D-1.0) input connector, input range is 180 ~ 400 VDC and 90 ~ 264 VAC

For difference of the AC socket and mechanical outline refer to section 13.

MODELS WITH 12 V STANDBY OUTPUT

PFE	1500	-	12	N	Х	S412
Product Family	Power Level	Dash	V1 Output	Airflow	Input ⁶	VSB Output
PFE Front-End	1500 W		12 V	N: Normal ⁴ R: Reverse ⁵	A: C14 Socket AC: C16 Socket AH: HVDC Socket	12VSB

- "N" Normal Airflow from Output connector to Input AC socket
 Ordering PN: PFE1500-12NAS412 for C14 AC input connector, input range is 180 VDC ~ 350 VDC and 90 VAC ~ 264 VAC
 Ordering PN: PFE1500-12NACS412 for C16 AC input connector, input range is 180 VDC ~ 350 VDC and 90 VAC ~ 264 VAC
 Ordering PN: PFE1500-12NAHS412 for both AC and HVDC (RF-203-D-1.0) input connector, input range is 180 VDC ~ 400 VDC
- and 90 VAC ~ 264 VAC

 "R" Reverse Airflow from Input AC socket to Output connector Ordering PN: PFE1500-12RAS412 for C14 AC input connector, input range is 180 VDC \sim 350 VDC and 90 VAC \sim 264 VAC
- For difference of the AC socket and mechanical outline refer to section 13.



PFE1500 Series

2. OVERVIEW

The PFE1500 Series AC/DC power supply is combination of analog and DSP control, highly efficient front-end power supply. It incorporates resonance-soft-switching technology and interleaved power trains to reduce component stresses, providing increased system reliability and very high efficiency. With a wide input operational voltage range and minimal derating of output power with input voltage and temperature, the PFE1500 power supply maximizes power availability in demanding server, network, and other high availability applications. The supply is fan cooled and ideally suited for integration with a matching airflow paths. The PFC stage is an analogue solution; MCU is used to communicate with DSP chip on secondary side. The DC/DC stage uses soft switching resonant techniques in conjunction with synchronous rectification. An active OR-ing device on the output ensures no reverse load current and renders the supply ideally suited for operation in redundant power systems. The always-on standby output, provides power to external power distribution and management controllers. It is protected with an active OR-ing device for maximum reliability. Status information is provided with front-panel LEDs.

In addition, the power supply can be controlled and the fan speed set via the I2C bus. The I2C bus allows full monitoring of the supply, including input and output voltage, current, power, and inside temperatures. The fan speed is adjusted automatically depending on the actual power demand and supply temperature and can be overridden through the I2C bus.




Figure 1. PFE1500 Series Block Diagram

3. ABSOLUTE MAXIMUM RATINGS

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect long-term reliability, and cause permanent damage to the supply.

PARAME	TER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
Vi maxc	Maximum Input	Continuous			264	VAC



4. INPUT SPECIFICATIONS

General Condition: T_A = 0... 45°C unless otherwise specified.

PARAI	METER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
V _{i nom}	Nominal Input Voltage		100		240	VAC
V i nom	Norminal imput voitage		200		350¹	VDC
V_i	Input Voltage Ranges	Normal operating ($V_{i min}$ to $V_{i max}$)	90		264	VAC
			180		350	VDC
Vired	Derating Input Voltage Range	See Figure 7	90		180	VAC
l _{i max}	Max Input Current				15	A _{rms}
I_{ip}	Inrush Current Limitation	$V_{i min}$ to $V_{i max}$, $T_{NTC} = 25^{\circ}C$ (Figure 4)			40	A_p
F_i	Input Frequency		47	50/60	64	Hz
PF	Power Factor	<i>V_{i nom}</i> , 50 Hz, > 0.3 <i>I_{1 nom}</i>	0.96			W/VA
V _{i on}	Turn-on Input Voltage ²	Ramping up	80	84	89	VAC
VION	rum on input voltage	папріпу цр	169	174	180	VDC
V _{i off}	Turn-off Input Voltage	Ramping down	75	80	85	VAC
VIOII	rum-on input voltage	namping down	166	171	176	VDC
		V_{nom} , $0.1 \cdot I_{\text{x nom}}$, $V_{\text{x nom}}$, $T_{\text{A}} = 25^{\circ}\text{C}$		90		
	Efficiency without Fan at AC	V_{nom} , $0.2 \cdot I_{\text{x nom}}$, $V_{\text{x nom}}$, $T_{\text{A}} = 25^{\circ}\text{C}$		92		
	input	$V_{1 \text{ nom}}$, $0.5 \cdot I_{X \text{ nom}}$, $V_{X \text{ nom}}$, $T_{A} = 25^{\circ}\text{C}$		94		
n		$V_{1 \text{ nom}}$, $I_{2 \text{ nom}}$, $V_{2 \text{ nom}}$, $V_{3 \text{ nom}}$, $V_{4 \text{ nom}}$		92		%
η		$V_{\text{nom=336VDC}}$, $0.1 \cdot k_{\text{nom}}$, $V_{\text{x nom}}$, $T_{\text{A}} = 25^{\circ}\text{C}$		89		70
	Efficiency without Fan at DC	$V_{\text{nom=336VDC}}$, 0.2· k_{nom} , $V_{\text{X nom}}$, $T_{\text{A}} = 25^{\circ}\text{C}$		92		
	input	$V_{\text{nom=336VDC}}$, $0.5 \cdot k_{\text{nom}}$, $V_{\text{x nom}}$, $T_{\text{A}} = 25 ^{\circ}\text{C}$		93.5		
		$V_{\text{nom=336VDC}}$, $I_{\text{x nom}}$, $V_{\text{x nom}}$, $T_{\text{A}} = 25^{\circ}\text{C}$		92		
Thold	Hold-up Time	After last AC zero point to $V_1 \ge 10.8 \text{ V}$, V_{SB} within regulation, $V_1 = 230 \text{ VAC}$, $P_{x \text{ nom}}$	10			ms

4.1 INPUT FUSE

Quick-acting 16A input fuse (5 \times 20 mm) in series the L line inside the power supply protect against severe defects. The fuses are not accessible from the outside and are therefore not serviceable parts.

4.2 INRUSH CURRENT

The AC-DC power supply exhibits an X-capacitance of only $3.2~\mu\text{F}$, resulting in a low and short peak current, when the supply is connected to the mains. The internal bulk capacitor will be charged through an NTC which will limit the inrush current.

NOTE: Do not repeat plug-in / out operations within a short time, or else the internal in-rush current limiting device (NTC) may not sufficiently cool down and excessive inrush current or component failure(s) may result.

The Front-End is provided with a minimum hysteresis of 3 V during turn-on and turn-off within the ranges.



For PFE1500-12-054NAH, PFE1500-12-054RAH and PFE1500-12NAHS412, normal DC operation input range is 200 VDC to 380 VDC and input range is 180 VDC to 400 VDC; input AC range is 90 VAC ~ 264 VAC.

4.3 INPUT UNDER-VOLTAGE

If the sinusoidal input voltage stays below the input under voltage lockout threshold Vi on, the supply will be inhibited. Once the input voltage returns within the normal operating range, the supply will return to normal operation again.


4.4 POWER FACTOR CORRECTION

Power factor correction (PFC) is achieved by controlling the input current waveform synchronously with the input voltage. An analog controller is implemented giving outstanding PFC results over a wide input voltage and load ranges. The input current will follow the shape of the input voltage.

4.5 EFFICIENCY

High efficiency (see *Figure 2*) is achieved by using state-of-the-art silicon power devices in conjunction with soft-transition topologies minimizing switching losses and a full digital control scheme. Synchronous rectifiers on the output reduce the losses in the high current output path. The speed of the fan is digitally controlled to keep all components at an optimal operating temperature regardless of the ambient temperature and load conditions.

1.00



0.99
0.98
0.97
0.95
0.95
0.94
0.93
0.92
0.91
0.90
150 300 450 600 750 900 1050 1300 1450 1500
Pout(W)

Figure 2. Efficiency vs. Load current (ratio metric loading)

Figure 3. Power factor vs. Load current




Figure 4. Inrush current, Vin = 264 VAC, 90°, CH1: Vin (200V/div), CH2: Iin (10A/div)



5

5. OUTPUT SPECIFICATIONS

General Condition: Ta = 0...45°C unless otherwise specified.

PARAME	TER	DESCRIPTION / CONDITION	N .	MIN	NOM	MAX	UNIT
Main Out		DESCRIPTION / CONDITION					
V _{1 nom}	Nominal Output Voltage				12.0		VDC
V _{1 set}	Output Setpoint	$0.5 \cdot H_{\text{nom}}, T_{\text{amb}} = 25 ^{\circ}\text{C}$		-0.5	.2.0	+0.5	% V _{1 nom}
dV _{1 tot}	Accuracy Total Regulation	V _{i min} to V _{i max} , 0 to 100% / _{1 nom} , T _i		-2		+2	% V _{1 nom}
	<u> </u>	$264 \text{ VAC} > V_{\text{in}} \ge 180 \text{ VAC}, \ V_{\text{1}} = 1$		-2	1 500	72	W
P _{1 nom}	Nominal Output Power	400 VDC > V _{in} ≥180 VDC, V ₁ = 13	2 VDC		1,500		VV
	Refer to <i>Figure 7</i> for derating curve	180 VAC > V_{in} ≥ 90 VAC, V_1 = 12	VDC		1,200		W
I _{1 nom}	Nominal Output Current	264 VAC > V _{in} ≥180 VAC, V ₁ = 12			125		ADC
		400 VDC > V_{in} ≥180 VDC, V_1 = 13 180 VAC > V_{in} ≥ 90 VAC, V_1 = 12			100		ADC
V1 pp	Output Ripple Voltage	V _{1 nom} , I _{1 nom} , 20 MHz BW (See S				150	mVpp
dV ₁ Load	Load Regulation	$V_i = V_{i \text{ nom}}, 0 - 100 \% h_{i \text{ nom}}$	·		80		mV
dV _{1 Line}	Line Regulation	$V_i = V_i \min V_{i \max}$			40		mV
<i>dl_{share}</i>	Current Sharing	Deviation from h_{tot} / N, $h > 10\%$		-3		+3	Α
dV_{dyn}	Dynamic Load Regulation	$\Delta h = 50\% \ h_{\text{nom}}, \ h = 5 \dots 100\%$ $dh/dt = 1A/\mu s$	h nom,	-0.6		0.6	V
Trec	Recovery Time	$\Delta h = 50\% h_{\text{nom}}, h = 5 \dots 100\%$ $dh/dt = 1A/\mu s$, recovery within 1				1	ms
tac v1	Start-up Time from AC					2	sec
t _{V1 rise}	Rise Time	$V_1 = 1090\% \ V_{1 \text{ nom}}$		0.5		10	ms
CLoad	Capacitive Loading	$T_a = 25$ °C				30,000	μF
3.3/5 V _{SB} 3	Standby Output						
V _{SB nom}	Nominal Output Voltage		VSB_SEL = 1		3.3		VDC
V _{SB set}	Output Setpoint	$0.5 \cdot I_{SB \text{ nom}}, \ T_{amb} = 25^{\circ}C$	VSB_SEL = 0		5.0		VDC
	Accuracy		VSB_SEL = 0 / 1	-0.5		+0.5	% V _{1nom}
dV _{SB tot}	Total Regulation	$V_{i \min}$ to $V_{i \max}$, 0 to 100% $I_{SB \text{ nom}}$,	$T_{\rm amin}$ to $T_{\rm amax}$	-3		+3	% V _{SBnom}
P _{SB nom}	Nominal Output Power	$V_{SB} = 3.3 \text{ VDC},$			16.5		W
		$V_{SB} = 5.0 \text{ VDC},$			16.5		
ISB nom	Nominal Output Current	$V_{SB} = 3.3 \text{ VDC},$ $V_{SB} = 5.0 \text{ VDC},$			5 3.3		ADC
V _{SB pp}	Output Ripple Voltage	VSB nom, ASB nom, 20 MHz BW (See	Section 5.1)			100	mVpp
dVsB	Droop	0 - 100 % <i>I</i> sb nom	VSB_SEL = 1		67		mV
UVSB	Бгоор	0 - 100 /0 /SB nom	VSB_SEL = 0		44		IIIV
I _{SB max}	Current Limitation	VSB_SEL = 1,		5.25		6	ADC
- OD IIIAX	2 siron 2 sindion	$VSB_SEL = 0,$		3.45		4.3	
dV_{SBdyn}	Dynamic Load Regulation	$\Delta k_{\rm B} = 50\% k_{\rm B nom}, k_{\rm B} = 5 \dots 100$		-3		3	% V _{SBnom}
T_{rec}	Recovery Time	$dL/dt = 0.5 A/\mu s$, recovery within	1 1% Of V _{1 nom}			250	μS



 $V_{SB} = 90\% V_{SB nom}$

 $T_{amb} = 25^{\circ}C$

 $V_{SB} = 10...90\% V_{SB nom}$

 $t_{
m AC\ VSB}$

t∕\SB rise

 C_{Load}

Rise Time

Start-up Time from AC

Capacitive Loading

2

30

10,000

0.5

sec

ms

μF

12 V _{SB} St	andby Output					
V _{SB nom}	Nominal Output Voltage	0.5 · ∕s _{B nom} , T _{amb} = 25°C		12		VDC
V _{SB set}	Output Setpoint Accuracy	0.5 ASB nom, Jamb = 25 C	-1		+1	% V _{SB nom}
dV _{SB tot}	Total Regulation	V_{1min} to V_{1max} , 0 to 100% k_{Bnom} , \mathcal{T}_{amin} to \mathcal{T}_{amax}	-3		+3	% V _{SB nom}
P _{SB nom}	Nominal Output Power	<i>V</i> _{SB} = 12 VDC		36		W
I _{SB nom}	Nominal Output Current	V _{SB} = 12 VDC		3		Α
$V_{SB pp}$	Output Ripple Voltage	$V_{\rm SB\ nom},\ I_{\rm SB\ nom},\ 20\ {\rm MHz\ BW}$ (See Section 5.1)		60	120	mVpp
dVsB	Droop	0 - 100 % I _{SB nom}		270		mV
dVsBdyn	Dynamic Load Regulation	$\Delta k_{\rm B} = 50\% \ k_{\rm B\ nom}, \ k_{\rm B} = 5 \ \ 100\% \ k_{\rm B\ nom},$	-0.6		0.6	V
T_{rec}	Recovery Time	$d\hbar/dt = 1 \text{ A/}\mu\text{s}$, recovery within 1% of ν_{l} nom			0.5	ms
t _{AC VSB}	Start-up Time from AC	<i>V</i> _{SB} = 90% <i>V</i> _{SB nom}			2	s
t√SB rise	Rise Time	<i>V</i> _{SB} = 1090% <i>V</i> _{SB nom}			20	ms
<i>C</i> Load	Capacitive Loading	$T_{amb} = 25^{\circ}C$			1,500	μF

5.1 OUTPUT VOLTAGE RIPPLE

Internal capacitance at the 12 V output (behind the OR-ing circuitry) is minimized to prevent disturbances during hot plug. In order to provide low output ripple voltage in the application, external capacitors (a parallel combination of 10 μ F tantalum capacitor in parallel with 0.1 μ F ceramic capacitors) should be added close to the power supply output.

The setup of *Figure 5* has been used to evaluate suitable capacitor types. The capacitor combinations of *Table 1* and *Table 2* should be used to reduce the output ripple voltage. The ripple voltage is measured with 20 MHz BWL, close to the external capacitors.




Figure 5. Output ripple test setup

NOTE: Care must be taken when using ceramic capacitors with a total capacitance of 1 µF to 50 µF on output V1, due to their high quality factor the output ripple voltage may be increased in certain frequency ranges due to resonance effects.

EXTERNAL CAPACITOR V1	DV1MAX	UNIT
Standard test condition: 1 Pc 10 µF / 63 V Electrolytic Capacitor 1 pc 0.1 uF / 100 V ceramic capacitor	150	mVpp
1Pcs 1000µF/16V/Low ESR Aluminum/ø10x20	120	mVpp
2Pcs 47μF/16V/X5R/1210	100	mVpp
2Pcs 47µF/16V/X5R/1210 plus 1Pcs 1000µF Low ESR AlCap	90	mVpp

EXTERNAL CAPACITOR VSB	DV1MAX	UNIT
Standard test condition: 1 pc 10 µF / 63 V Electrolytic Capacitor 1 pc 0.1 uF / 100 V ceramic capacitor	100	mVpp
Add 1 pc 10µF/16 V/X5R/1206	50	mVpp
Add 2 pcs 10μF/1V/X5R/1206	40	mVpp

Table 1. Suitable capacitors for V₁

Table 2. Suitable capacitors for 3.3V_{SB} and 5V_{SB}

The output ripple voltage on V_{SB} is influenced by the main output V_1 . Evaluating V_{SB} output ripple must be done when maximum load is applied to V_1 .



6. PROTECTION SPECIFICATIONS

PARAME	TER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
F	Input Fuse (L)	Not user accessible, quick-acting (F)		16		А
V ₁ ov	OV Threshold 1/1		13.3		14.5	VDC
<i>t</i> ov v1	OV Latch Off Time 1/1				1	ms
V∕SB OV	OV Threshold VsB		110		120	% VsB
tov vsb	OV Latch Off Time V _{SB}				1	ms
√ 1 lim	Over Current Limitation 1/1	$\text{$'$} > 180 \text{ VAC}, \ \ T_a < 45^{\circ}\text{C}$ $\text{$'$} > 90 \text{ VAC}, \ \ T_a < 45^{\circ}\text{C}$	128 93		140 110	Α
I _{VSB lim}	Over Current Limitation V _{SB}	$T_a < 45$ °C for 12 V_{SB}	3.3		3.6	Α
		T_a < 45°C for 5 V _{SB}	3.45		4.5	Α
		T_a < 45°C for 3.3 V _{SB}	5.25		6.2	Α
t _{V1 SC}	Short Circuit Regulation Time	$V_1 < 3$ V, time until I_{V1} is limited to $< 200A$			2	ms
\mathcal{T}_{SD}	Over Temperature on Heat Sinks	Automatic shut-down		115	120	°C

6.1 OVERVOLTAGE PROTECTION

The PFE front-ends provide a fixed threshold overvoltage (OV) protection implemented with a HW comparator. Once an OV condition has been triggered, the supply will shut down and latch the fault condition. The latch can be unlocked by disconnecting the supply from the AC mains or by toggling the PSON_L input.

6.2 VSB UNDERVOLTAGE DETECTION

Both main and standby outputs are monitored.

3.3 / 5 V_{SB}

LED and PWOK_H pin signal if the output voltage exceeds $\pm 5\%$ of its nominal voltage. Output under voltage protection is provided on the standby output only. When V_{SB} falls below 75% of its nominal voltage, the main output V_1 is inhibited.

12 V_{SB}

LED and PWOK_L pin signal if the output voltage exceeds $\pm 7\%$ of its nominal voltage. Output under voltage protection is provided on both outputs. When either V₁ or V_{SB} falls below 93% of its nominal voltage, the output is inhibited.

6.3 CURRENT LIMITATION

6.3.1 MAIN OUTPUT

When main output runs in current limitation mode its output will turn OFF below 2 V but will retry to recover every 1 s interval. If current limitation mode is still present after the unit retry, output will continuously perform this routine until current is below the current limitation point. The supply will go through soft start every time it retries from current limitation mode.




Figure 6. Current Limitation on V_1 ($V_i = 230 \text{ VAC}$)



The output power derating of V1 refers to Figure 7. The main output at high line will decrease if the ambient (inlet) temperature increases beyond 45°C, and low line will decrease if the ambient (inlet) temperature increases beyond 40°C.




Figure 7. Power derating curve with Vin and Ambient Temperature


Note:

- 1. The application of power supply should also refer to installation instructions document.
- 2. The power supply has no limitation on its output current/power in the respect of meeting the operating conditions shown by the derating limits shown above. It is the responsibility of the end user to ensure operating conditions are maintained within their safety agency certification limits to assure safe and reliable operation.

6.3.2 STANDBY OUTPUT

3.3 / 5 V_{SB}

The standby output exhibits a substantially rectangular output characteristic down to 0 V (no hiccup mode / latch off). If it runs in current limitation and its output voltage drops below the UV threshold, then the main output will be inhibited (standby remains on). The current limitation of the standby output is independent of the AC input voltage.






Figure 8. Current Limitation and Temperature Derating on 3.3 / 5 V_{SB}



Asia-Pacific +86 755 298 85888 **Europe, Middle East** +353 61 225 977

North America +1 408 785 5200

$12 \ V_{SB}$

On the standby output, a hiccup type over current protection is implemented. This protection will shut down the standby output immediately when standby current reaches or exceeds $k_{SB \, lim}$. After an off-time of 1 s the output automatically tries to restart. If the overload condition is removed the output voltage will reach again its nominal value. At continuous overload condition the output will repeatedly trying to restart with 1s intervals. A failure on the Standby output will shut down both Main and Standby outputs.




Figure 9. Current Limitation on 12 VsB

7. MONITORING

PARAMETER	DESCRIPTION / CONDITION			MIN	NOM	MAX	UNIT
$V_{i mon}$	Input RMS Voltage	$V_{i \min} \leq V_i \leq V_{i \max}$	«	-2.5		+2.5	%
/ _{i mon}	Input RMS Current	$I_{l} > 2 A_{rms}$		-5		+5	%
$P_{i mon}$	True Input Power	$I_1 > 2 A_{rms}$		-5		+5	%
V₁ mon	V ₁ Voltage			-2		+2	%
	V ₁ Current	I1 > 25 A		-2		+2	%
A mon	v ₁ Current	I1 ≤ 25 A		-1		+1	Α
Po nom	Total Output Dower	Po > 120 W		-5		+5	%
Po nom	Total Output Power	Po ≤ 120 W		-12		+12	W
V∕SB mon	Standby Voltage		3.3 / 5 V _{SB} Models 12 V _{SB} Models	-0.2 -0.5		+0.2 +0.5	V
/SB mon	Standby Current	I _{SB} ≤ I _{SB nom}	3.3 / 5 V _{SB} Models 12 V _{SB} Models	-0.5 -0.5		+0.5 +0.5	Α



PFE1500 Series

8. SIGNAL & CONTROL SPECIFICATIONS 8.1 ELECTRICAL CHARACTERISTICS

DADAMETED	DESCRIPTION / CONDITION		MINI	NOM	MAY	LINUT
PARAMETER	DESCRIPTION / CONDITION		MIN	NOM	MAX	UNIT
	I_L / VSB_SEL / HOTSTANDBYEN_H Input	ts -				
ИL	Input Low Level Voltage		-0.2		0.8	V
Ин	Input High Level Voltage		2.4		3.5	V
/ L, H	Maximum Input Sink or Source Current		0		1	mA
$R_{ m puPSKILL_H}$	Internal Pull Up Resistor on PSKILL_H			100		kΩ
$R_{ m puPSON_L}$	Internal Pull Up Resistor on PSON_L			10		kΩ
$R_{ m puVSB_SEL}$	Internal Pull Up Resistor on VSB_SEL			10		kΩ
RpuHOTSTANDBYEN_H	Internal Pull Up Resistor on HOTSTANDB	YEN_H		10		kΩ
<i>R</i> Low	Resistance Pin to SGND for Low Level		0		1	kΩ
<i>R</i> HIGH	Resistance Pin to SGND for High Level		50			kΩ
PWOK_H Output						
V _{OL}	Output Low Level Voltage	$J_{\text{sink}} < 4 \text{ mA}$	0		0.4	V
V _{OH}	Output High Level Voltage	$I_{\rm source} < 0.5 \ \text{mA}$	2.6		3.5	V
$R_{ m puPWOK_H}$	Internal Pull Up Resistor on PWOK_H			1		kΩ
ACOK_H Output						
V OL	Output Low Level Voltage	∕ _{sink} < 2 mA	0		0.4	V
И он	Output High Level Voltage	$I_{\text{source}} < 50 \ \mu\text{A}$	2.6		3.5	V
R _{pu} ACOK_H	Internal Pull Up Resistor on ACOK_H			10		kΩ
SMB_ALERT_L O	utput					
$V_{ m ext}$	Maximum External Pull Up Voltage				12	V
V₀L	Output Low Level Voltage	/ _{source} < 4 mA	0		0.4	V
Юн	Maximum High Level Leakage Current				10	μΑ
$R_{ m puSMB_ALERT_L}$	Internal Pull Up Resistor on SMB_ALERT_L			None		kΩ

8.2 INTERFACING WITH SIGNALS

All signal pins have protection diodes implemented to protect internal circuits. When the power supply is not powered, the protection devices start clamping at signal pin voltages exceeding ±0.5 V. Therefore, all input signals should be driven only by an open collector/drain to prevent back feeding inputs when the power supply is switched off. If interconnecting of signal pins of several power supplies is required, then this should be done by decoupling with small signal schottky diodes as shown in examples in (*Figure*) except for SMB_ALERT_L, ISHARE and I²C pins. SMB_ALERT_L pins can be interconnected without decoupling diodes, since these pins have no internal pull up resistor and use a 15 V zener diode as protection device against positive voltage on pins. ISHARE pins must be interconnected without any additional components. This in-/output is disconnected from internal circuits when the power supply is switched off.






Figure 10. Interconnection of Signal Pins

8.3 FRONT LEDS

There will be 2 separate LED indicators, one green and one amber to indicate the power supply status. There will be a (slow) blinking green POWER LED (OK) to indicate that AC is applied to the PSU and the Standby Voltage is available. This same LED shall go steady to indicate that all the Power Outputs are available. This same LED or separate one will blink (slow) or be solid ON amber to indicate that the power supply has failed or reached a warning status and therefore a replacement of the unit is/maybe necessary. The LED are visible on the power supply's exterior face. The LED location meets ESD Requirements.

POWER SUPPLY CONDITION	GREEN (OK) LED STATUS	AMBER (FAIL) LED STATUS
No AC power to all power supplies	OFF	OFF
Power Supply Failure (includes over voltage, over current, over temperature and fan failure)	OFF	ON
Power Supply Warning events where the power supply continues to operate (high temperature, high power and slow fan)	OFF	Blinking
AC Present/ 12VSB on (PSU OFF)	Blinking	OFF
Power Supply ON and OK	ON	OFF

Table 3. LED Status

8.4 PRESENT_L

This signaling pin is recessed within the connector and will contact only once all other connector contacts are closed. This active-low pin is used to indicate to a power distribution unit controller that a supply is plugged in. The maximum current on PRESENT_L pin should not exceed 10 mA.




Figure 11. PRESENT_L signal pin

8.5 PSKILL_H INPUT


The PSKILL_H input is active-high and is located on a recessed pin on the connector and is used to disconnect the main output as soon as the power supply is being plugged out. This pin should be connected to SGND in the power distribution unit. The standby output will remain on regardless of the PSKILL_H input state.



8.6 AC TURN-ON / DROP-OUTS / ACOK_H

The power supply will automatically turn-on when connected to the AC line under the condition that the PSON_L signal is pulled low and the AC line is within range. The ACOK_H signal is active-high. The timing diagram is shown in *Figure* and referenced in *Table 4*.

OPERATING	DPERATING CONDITION			UNIT
<i>t</i> AC VSB	AC Line to 90% V/sB		2	sec
tAC V1	AC Line to 90% V ₁		2	sec
tACOK_H on1	ACOK_H signal on delay (start-up)		2000	ms
tACOK_H on2	ACOK_H signal on delay (dips)		100	ms
tACOK_H off	ACOK_H signal off delay		5	ms
t _{VSB V1 del}	V_{SB} to V_1 delay	10	500	ms
t√1 holdup	Effective V ₁ holdup time	10		ms
t√SB holdup	Effective V _{SB} holdup time	20		ms
tACOK_H V1	ACOK_H to I∕₁ holdup	7		ms
t _{ACOK_H VSB}	ACOK_H to V _{SB} holdup	15		ms
t√1 off	Minimum V_1 off time	1	2	sec
t/SB off	Minimum V _{SB} off time	1	2	sec



NOTE: AC short dips means below 10 ms; AC long dips means 10 ms to 100 ms

Table 4. AC Turn-on / Dip Timing




Figure 13. AC short dips

Figure 12. AC turn-on timing




Figure 14. AC long dips

8.7 PSON_L INPUT

The PSON_L is an internally pulled-up (3.3 V) input signal to enable/disable the main output V1 of the front-end. This active-low pin is also used to clear any latched fault condition. The timing diagram is given in *Figure 13* and the parameters in *Table 5*.

OPERATING CONDITION			MAX	UNIT
tPSON_L V1on	PSON_L to 1/1 delay (on)	2	20	ms
t _{PSON_L V1off}	PSON_L to V ₁ delay (off)	2	20	ms
tPSON_L H min	PSON_L minimum High time	10		ms

Table 5. PSON_L timing




Asia-Pacific +86 755 298 85888 **Europe, Middle East** +353 61 225 977

North America +1 408 785 5200

8.8 PWOK H SIGNAL

The PWOK_H is an open drain output with an internal pull-up to 3.3 V indicating whether both V_{SB} and V_1 outputs are within regulation. This pin is active-low. The timing diagram is shown in *Figure* and referenced in the *Table 6*.



	OPERATING	CONDITION	MIN	MAX	UNIT	
	t _{PWOK_H del}	PWOK_H to V₁ delay (on)	100	500	ms	
		PWOK_H to V ₁ delay (off) caused by:				
		PSKILL_H	0	1	ms	
		PSON_L, OT, Fan Failure ACOK_H (time change with loading	0.5 0.5	2.5 100	ms ms	
	tpwok_H warn*	condition) UV and OV on VSB	1	30	ms	
		OC on V1 (Software trigger)	-11	0	ms	
	OC on V1 (Hardware trigger)	-1	0	ms		
		OV on V1	-3	0	ms	
	* A positive value means a warning time, a negative value a delay					

Figure 15. PSON_L and PWOK_H turn-on/off timing

Table 6. PWOK_H timing

8.9 CURRENT SHARE

The PFE front-ends have an active current share scheme implemented for V_1 . All the ISHARE current share pins need to be interconnected in order to activate the sharing function. If a supply has an internal fault or is not turned on, it will disconnect its ISHARE pin from the share bus. This will prevent dragging the output down (or up) in such cases.

(after fact).

The current share function uses a digital bi-directional data exchange on a recessive bus configuration to transmit and receive current share information. The controller implements a Master/Slave current share function. The power supply providing the largest current among the group is automatically the Master. The other supplies will operate as Slaves and increase their output current to a value close to the Master by slightly increasing their output voltage. The voltage increase is limited to +250 mV.

The standby output uses a passive current share method (droop output voltage characteristic).

8.10 SENSE INPUTS

Both main and standby outputs have sense lines implemented to compensate for voltage drop on load wires (no sense lines for 12VSB). The maximum allowed voltage drop is 200 mV on the positive rail and 100 mV on the PGND rail.

With open sense inputs the main output voltage will rise by 270 mV and the standby output by 50 mV. Therefore, if not used, these inputs should be connected to the power output and PGND close to the power supply connector. The sense inputs are protected against short circuit. In this case the power supply will shut down.

8.11 HOT-STANDBY OPERATION


The hot-standby operation is an operating mode allowing to further increase efficiency at light load conditions in a redundant power supply system. Under specific conditions one of the power supplies is allowed to disable its DC/DC stage. This will save the power losses associated with this power supply and at the same time the other power supply will operate in a load range having a better efficiency. In order to enable the hot standby operation, the HOTSTANDBYEN_H and the ISHARE pins need to be interconnected. A power supply will only be allowed to enter the hot-standby mode, when the HOTSTANDBYEN_H pin is high, the load current is low (see *Figure* 7) and the supply was allowed to enter the hot-standby mode by the system controller via the appropriate I²C command (by default disabled). The system controller needs to ensure that only one of the power supplies is allowed to enter the hot-standby mode.

If a power supply is in a fault condition, it will pull low its active-high HOTSTANDBYEN_H pin which indicates to the other power supply that it is not allowed to enter the hot-standby mode or that it needs to return to normal operation should it already have been in the hot-standby mode.

NOTE: The system controller needs to ensure that only one of the power supplies is allowed to enter the hot-standby model.



Figure θ shows the achievable power loss savings when using the hot-standby mode operation. A total power loss reduction of 5 W is achievable.






Figure 7. Hot-standby enable/disable current thresholds

Figure 8. PSU power losses with/without hot-standby mode




Figure 9. Recommended hot-standby configuration

In order to prevent voltage dips when the active power supply is unplugged while the other is in hot-standby mode, it is strongly recommended to add the external circuit as shown in *Figure 9*. If the PRESENT_L pin status needs also to be read by the system controller, it is recommended to exchange the bipolar transistors with small signal MOS transistors or with digital transistors.

8.12 I²C / SMBUS COMMUNICATION

The interface driver in the PFE supply is referenced to the V1 Return. The PFE supply is a communication Slave device only; it never initiates messages on the I2C/SMBus by itself. The communication bus voltage and timing is defined in *Table 7* further characterized through:

- There are no internal pull-up resistors
- The SDA/SCL IOs are 3.3/5 V tolerant
- Full SMBus clock speed of 100 kbps
- Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery within 10 ms
- Recognizes any time Start/Stop bus conditions




Figure 10. Physical layer of communication interface



Asia-Pacific +86 755 298 85888 Europe, Middle East +353 61 225 977 North America +1 408 785 5200 The SMB_ALERT_L signal indicates that the power supply is experiencing a problem that the system agent should investigate. This is a logical OR of the Shutdown and Warning events. The power supply responds to a read command on the general SMB_ALERT_L call address 25(0x19) by sending its status register.

Communication to the DSP or the EEPROM will be possible as long as the input AC voltage is provided. If no AC is present, communication to the unit is possible as long as it is connected to a life V1 output (provided e.g. by the redundant unit). If only VSB is provided, communication is not possible.

PARAMETER	DESCRIPTION / CONDITION		MIN	NOM	MAX	UNIT
ViL	Input low voltage		-0.5		1.0	V
ViH	Input high voltage		2.3		5.5	٧
V _{hys}	Input hysteresis		0.15			V
VoL	Output low voltage	3 mA sink current	0		0.4	V
<i>t</i> _r	Rise time for SDA and SCL (ViLmax-0.15V to ViHmin+0.15V)	0.65V to 2.25V f _{SCL} ≤ 100 kHz	20+0.1Cb ³		1000	ns
t_{of}	Output fall time (ViHmin+0.15V to ViLmax-0.15V)	2.25V to 0.65V f _{SCL} ≤ 100 kHz	20+0.1Cb ³		300	ns
<i>Ii</i>	Input current SCL/SDA	0.1 VDD < Vi < 0.9 VDD	-10		10	μΑ
C_i	Internal Capacitance for each SCL/SDA				50	pF
f_{SCL}	SCL clock frequency		0		100	kHz
Rpu	External pull-up resistor	f _{SCL} ≤ 100 kHz			1000 ns / Cb	Ω
<i>t</i> _{HDSTA}	Hold time (repeated) START	f _{SCL} ≤ 100 kHz	4.0			μs
tLOW	Low period of the SCL clock	f _{SCL} ≤ 100 kHz	4.7			μs
thigh	High period of the SCL clock	f _{SCL} ≤ 100 kHz	4.0			μs
<i>tsusta</i>	Setup time for a repeated START	f _{SCL} ≤ 100 kHz	4.7			μs
<i>thddat</i>	Data hold time	f _{SCL} ≤ 100 kHz	0		3.45	μS
<i>t_{SUDAT}</i>	Data setup time	f _{SCL} ≤ 100 kHz	250			ns
t _{SUSTO}	Setup time for STOP condition	f _{SCL} ≤ 100 kHz	4.0			μs
t _{BUF}	Bus free time between STOP and START	f _{SCL} ≤ 100 kHz	5			ms




Figure 20. I2C / SMBus Timing

³ Cb = Capacitance of bus line in pF, typically in the range of 10...400 pF



8.13 ADDRESS / PROTOCOL SELECTION (APS)

The APS pin provides the possibility to select the address by connecting a resistor to V1 return (0 V). A fixed addressing offset exists between the Controller and the EEPROM.

NOTE:

- If the APS pin is left open, the supply will operate with the Power Management Bus protocol at controller / EEPROM addresses 0xB6 / 0xA6.
- The APS pin is only read at start-up of the power supply. Therefore, it is not possible to change address dynamically.

B (0) 4	Protocol	I2C Address 5	
R _{APS} (Ω) ⁴	Protocol	Controller	EEPROM
820		0xB0	0xA0
2700	Power	0xB2	0xA2
5600	Management Bus	0xB4	0xA4
8200		0xB6	0xA6
15000		0xB0	0xA0
27000	PSMI	0xB2	0xA2
56000	FOIVII	0xB4	0xA4
180000		0xB6	0xA6




Figure 21. I2C address and protocol setting

8.14 CONTROLER AND EEPROM ACCESS

The controller and the EEPROM in the power supply share the same I2C bus physical layer (see *Figure 11*). An I2C driver device assures logic level shifting (3.3/5 V) and a glitch-free clock stretching. The driver also pulls the SDA/SCL line to nearly 0 V when driven low by the DSP or the EEPROM providing maximum flexibility when additional external bus repeaters are needed. Such repeaters usually encode the low state with different voltage levels depending on the transmission direction.

The DSP will automatically set the I2C address of the EEPROM with the necessary offset when its own address is changed / set. In order to write to the EEPROM, first the write protection needs to be disabled by sending the appropriate command to the DSP. By default, the write protection is on.

The EEPROM provides 256 bytes of user memory. None of the bytes are used for the operation of the power supply.




Figure 11. I2C Bus to DPS and EEPROM

The LSB of the address byte is the R/W bit



E12 resistor values, use max 5% resistors, see also Figure 21

8.15 EEPROM PROTOCOL

The EEPROM follows the industry communication protocols used for this type of device. Even though page write / read commands are defined, it is recommended to use the single byte write / read commands.

WRITE

The write command follows the SMBus 1.1 Write Byte protocol. After the device address with the write bit cleared a first byte with the data address to write to is sent followed by the data byte and the STOP condition. A new START condition on the bus should only occur after 5ms of the last STOP condition to allow the EEPROM to write the data into its memory.



READ

The read command follows the SMBus 1.1 Read Byte protocol. After the device address with the write bit cleared the data address byte is sent followed by a repeated start, the device address and the read bit set. The EEPROM will respond with the data byte at the specified location.



8.16 POWER MANAGEMENT BUS PROTOCOL


The Power Management Bus is an open standard protocol that defines means of communicating with power conversion and other devices. For more information, please see the System Management Interface Forum web site at www.powerSIG.org.

Power Management Bus command codes are not register addresses. They describe a specific command to be executed. The PFE1500 supply supports the following basic command structures:


- Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery within 10 ms
- Recognized any time Start/Stop bus conditions

WRITE

The write protocol is the SMBus 1.1 Write Byte/Word protocol. Note that the write protocol may end after the command byte or after the first data byte (Byte command) or then after sending 2 data bytes (Word command).




In addition, Block write commands are supported with a total maximum length of 255 bytes. See PFE Programming Manual for further information.




READ

The read protocol is the SMBus 1.1 Read Byte/Word protocol. Note that the read protocol may request a single byte or word.



In addition, Block read commands are supported with a total maximum length of 255 bytes. See PFE Programming Manual BCA.00006 for further information.





19

8.17 PSMI PROTOCOL

New power management features in computer systems require the system to communicate with the power supply to access current, voltage, fan speed, and temperature information. Current measurements provide data to the system for determining potential system configuration limitations and provide actual system power consumption for facility planning. Temperature and fan monitoring allow the system to better manage fan speeds and temperatures for optimizing system acoustics. Voltage monitoring allows the system to calculate input wattage and warning of system voltage regulation problems. The Power Supply Management Interface (PSMI) supports diagnostic capabilities and allows managing of redundant power supplies. The communication method is SMBus. The current design guideline is version 2.12.

The communication protocol is register based and defines a read and write communication protocol to read / write to a single register address. All registers are accessed via the same basic command given below. No PEC (Packet Error Code) is used.


WRITE

The write protocol used is the SMBus 2.0 Write Word protocol. All writes are 16-bit words; byte reads are not supported nor allowed. The shaded areas in the figure indicate bits and bytes written by the PSMI master device. See PFE Programming Manual for further information.



READ

The read protocol used is the SMBus 2.0 Read Word protocol. All reads are 16-bit words; byte reads are not supported nor allowed. The shaded areas in the figure indicate bits and bytes written by the PSMI master device. See PFE Programming Manual for further information.



8.18 GRAPHICAL USER INTERFACE

Bel Power Solutions provides with its "Bel Power Solutions I2C Utility" a Windows® XP/Vista/Win7 compatible graphical user interface allowing the programming and monitoring of the PFE1500-12-054 Front-End. The utility can be downloaded on: belfuse.com/power-solutions and supports Power Management Bus protocols.

The GUI allows automatic discovery of the units connected to the communication bus and will show them in the navigation tree. In the monitoring view the power supply can be controlled and monitored.

If the GUI is used in conjunction with the SNP-OP-BOARD-01 or YTM.G1Q01.0 Evaluation Kit it is also possible to control the PSON_L pin(s) of the power supply.

Further there is a button to disable the internal fan for approximately 10 seconds. This allows the user to take input power measurements without fan consumptions to check efficiency compliance to the Climate Saver Computing Platinum specification.

The monitoring screen also allows to enable the hot-standby mode on the power supply. The mode status is monitored and by changing the load current it can be monitored when the power supply is being disabled for further energy savings. This obviously requires 2 power supplies being operated as a redundant system (as in the evaluation kit).

NOTE: The user of the GUI needs to ensure that only one of the power supplies have the hot-standby mode enabled.






Figure 12. Monitoring dialog of the I2C Utility

9. TEMPERATURE AND FAN CONTROL

To achieve best cooling results sufficient airflow through the supply must be ensured. Do not block or obstruct the airflow at the rear of the supply by placing large objects directly at the output connector. The PFE1500-12-054NA, PFE1500-12-054NAC and PFE1500-12-054NAH are provided with normal airflow, which means the air enters through the DC-output of the supply and leaves at the AC-inlet. PFE supplies have been designed for horizontal operation.

The fan inside of the supply is controlled by a microprocessor. The RPM of the fan is adjusted to ensure optimal supply cooling and is a function of output power and the inlet temperature.

For the normal airflow version additional constraints apply because of the AC-connector. In a normal airflow unit, the hot air is exiting the power supply unit at the AC-inlet.

The IEC connector on the unit is rated 105°C. If 70°C mating connector is used then end user must derated the input power to meet a maximum 70°C temperature at the front, see *Figure 7* in above section.

NOTE: It is the responsibility of the user to check the front temperature in such cases. The unit is not limiting its power automatically to meet such a temperature limitation.








Figure 13. Fan speed vs. main output load

10. ELECTROMAGNETIC COMPATIBILITY

10.1 **IMMUNITY**

NOTE: Most of the immunity requirements are derived from EN 55024:1998/A2:2003.

PARAMETER	DESCRIPTION / CONDITION	CRITERION
ESD Contact Discharge	IEC / EN 61000-4-2, ±8 kV, 25+25 discharges per test point (metallic case, LEDs, connector body)	А
ESD Air Discharge	IEC / EN 61000-4-2, ±15 kV, 25+25 discharges per test point (non-metallic user accessible surfaces)	А
Radiated Electromagnetic Field	IEC / EN 61000-4-3, 10 V/m, 1 kHz/80% Amplitude Modulation, 1 µs Pulse Modulation, 10 kHz2 GHz	А
Burst	IEC / EN 61000-4-4, level 3 AC port ±2 kV, 1 minute DC port ±1 kV, 1 minute	А
Surge	IEC / EN 61000-4-5 Line to earth: level 3, ±2 kV Line to line: level 2, ±1 kV	А
RF Conducted Immunity	IEC/EN 61000-4-6, Level 3, 10 Vrms, CW, 0.1 80 MHz	Α
Voltage Dips and Interruptions	IEC/EN 61000-4-11 1: Vi 230 V, 100% Load, Phase 0 °, Dip 100%, Duration 10 ms 2: Vi 230 V, 100% Load, Phase 0 °, Dip 100%, Duration 20 ms 3: Vi 230 V, 100% Load, Phase 0 °, Dip 100%, Duration >20 ms	A V _{SB} : A, V ₁ : B B



Asia-Pacific +86 755 298 85888 **Europe, Middle East** +353 61 225 977

North America +1 408 785 5200

10.2 EMISSION

PARAMETER	DESCRIPTION / CONDITION	CRITERION
	EN55022 / CISPR 22: 0.15 30 MHz, QP and AVG, single unit	Class A
Conducted Emission	EN55022 / CISPR 22: 0.15 30 MHz, QP and AVG, 2 units in rack system	Class A
De distant Facinities	EN55022 / CISPR 22: 30 MHz 1 GHz, QP, single unit	Class A
Radiated Emission	EN55022 / CISPR 22: 30 MHz 1 GHz, QP, 2 units in rack system	Class A
Harmonic Emissions	IEC61000-3-2, Vin = 115 VAC / 60 Hz, & Vin = 230VAC/ 50 Hz, 100% Load	Class A
AC Flicker	IEC61000-3-3, Vin = 230 VAC / 60 Hz, 100% Load	Pass

11. SAFETY APPROVALS

Maximum electric strength testing is performed in the factory according to IEC/EN 60950, and UL 60950. Input-to-output electric strength tests should not be repeated in the field. Bel Power Solutions will not honor any warranty claims resulting from electric strength field tests.

PARA	METER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
	Agency Approvals	UL 60950-1 Second Edition CAN/CSA-C22.2 No. 60950-1-07 Second Edition IEC 60950-1:2005 EN 60950-1:2006	inde _l	oproved by bendent body CE Declaratio		
	Isolation Strength	Input (L/N) to case (PE) Input (L/N) to output Output to case (PE)	•	Basic Reinforced Functional		
dc	Creepage / Clearance	Primary (L/N) to protective earth (PE) Primary to secondary		ccording to ety standard		mm
	Electrical Strength Test	Input to case Input to output Output and Signals to case		ccording to ety standard		kVAC

12. ENVIRONMENTAL SPECIFICATIONS


PARAM	IETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
T _A	Ambient Temperature	V_{1min} to V_{1max} , H_{1nom} , I_{8Bnom} below 5000 feet Altitude	0		+45	°C
		$V_{i \text{min}}$ to $V_{i \text{max}}$, $I_{1 \text{nom}}$, $I_{\text{SB nom}}$ below 10,000 feet Altitude	0		+40	°C
\mathcal{T}_{Aext}	Extended Temp. Range	Derating output	+46		+60	°C
$\mathcal{T}_{\mathcal{S}}$	Storage Temperature	Non-operational	-20		+70	°C
	Altitude	Operational, above Sea Level, refer derating to Ta	-		10,000	Feet
N a	Audible Noise	$V_{i \text{ nom}}$, 50% $I_{o \text{ nom}}$, $T_{A} = 25^{\circ}\text{C}$		60		dBA

13. MECHANICAL SPECIFICATIONS

PAR	AMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
		Width		54.5		
	Dimensions	Height		40.0		mm
		Depth		321.5		
М	Weight			1.13		kg



PFE1500-12-054NAH, PFE1500-12-054RAH and PFE1500-12NAHS412: Input AC connector RongFeng RF-203-D-1.0



NOTE: A 3D step file of the power supply casing is available on request.

Figure 14 Side View 1




Figure 15. Top View




Figure 28. Side View 2





Figure 16. Front and Rear View



PFE1500-12-054NA, PFE1500-12-054RA and PFE1500-12NAS412: C14 type Input AC connector RongFeng SS-120-1.0B-2.8BV or equivalent



NOTE: A 3D step file of the power supply casing is available on request.

Figure 30. Side View 1




Figure 31. Top View




Figure 32. Side View 2





Figure 33. Front and Rear View



PFE1500-12-054NAC, PFE1500-12-054RAC and PFE1500-12NACS412: C16 Type Input AC connector, RongFeng SS-120B-1.0-4.0Ad or equivalent



NOTE: A 3D step file of the power supply casing is available on request.

Figure 17. Side View 1




Figure 18. Top View




Figure 19. Side View 2




Figure 20. Front and Rear View



14. CONNECTIONS

AC INPUT CONNECTOR:

PFE1500-12-054NA/RA: Power supplier connector: IEC320 C14 type PFE1500-12-054NAC/RAC: Power supplier connector: IEC320 C16 type


PFE1500-12-054NAH/RAH: Power supplier connector: RongFeng P/N RF-203-D-1.0

Mating connector:

BizLink, type: BC-326, http://www.bizlinktech.com/ LongWell, type: LS-26, http://www.longwell.com/cn/

LINETEK, type: LS-24, http://w3.linetek.com.tw/html/F2 E.htm

DC OUTPUT CONNECTOR:



Power Supply Connector: Tyco Electronics P/N 2-1926736-3 (NOTE: Column 5 is recessed (short pins))

Mating Connector: Tyco Electronics P/N 2-1926739-5 or FCI 10108888-R10253SLF

PIN	NAME	DESCRIPTION
Output		
6, 7, 8, 9, 10	V1	+12 VDC main output
1, 2, 3, 4, 5	PGND	Power ground (return)
Control Pins		
A1	VSB	Standby positive output (+3.3/5 V _{SB} or 12 V _{SB})
B1	VSB	Standby positive output (+3.3/5 V_{SB} or 12 V_{SB})
C1	VSB	Standby positive output (+3.3/5 V _{SB} or 12 V _{SB})
D1	VSB	Standby positive output (+3.3/5 V _{SB} or 12 V _{SB})
E1	VSB	Standby positive output (+3.3/5 V _{SB} or 12 V _{SB})
A2	SGND	Signal ground (return)
B2	SGND	Signal ground (return)
C2	HOTSTANDBYEN_H	Hot standby enable signal: active-high
D2	VSB_SENSE_R	Standby output negative sense (Not used for 12 VsB model)
E2	VSB_SENSE	Standby output positive sense (Not used for 12 V _{SB} model)
A3	APS	I ² C address and protocol selection (select by a pull down resistor)
B3	N/C	Reserved
C3	SDA	I ² C data signal line
D3	V1_SENSE_R	Main output negative sense
E3	V1_SENSE	Main output positive sense
A4	SCL	I ² C clock signal line
B4	PSON_L	Power supply on input (connect to A2/B2 to turn unit on): active-low
C4	SMB_ALERT_L	SMB Alert signal output: active-low
D4	N/C	Reserved
E4	ACOK_H	AC input OK signal: active-high
A5	PSKILL_H	Power supply kill (lagging pin): active-high
B5	ISHARE	Current share bus (lagging pin)
C5	PWOK_H	Power OK signal output (lagging pin): active-high
D5	VSB_SEL	Standby voltage selection (lagging pin) (Not used for 12 V _{SB} model)
E 5	PRESENT_L	Power supply present (lagging pin): active-low



15. ACCESSORIES

ITEM	DESCRIPTION	ORDERING PART NUMBER	SOURCE
	Bel Power Solutions I²C Utility Windows XP/Vista/7 compatible GUI to program, control and monitor PFE Front-Ends (and other I ² C units)	N/A	belfuse.com/power-solutions
	Dual Connector Board Connector board to operate 2 PFE units in parallel. Includes an on-board USB to I ² C converter (use <i>Bel Power Solutions FC Utility</i> as desktop software).	SNP-OP-BOARD-01 or YTM.G1Q01.0	belfuse.com/power-solutions
	Latch Lock Optional latch lock to prevent accidental removal of the power supply from the system while the AC plug is engaged.	XSL.00019.0	Bel Power Solutions

For more information on these products consult: tech.support@psbel.com

NUCLEAR AND MEDICAL APPLICATIONS - Products are not designed or intended for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems.

TECHNICAL REVISIONS - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Rack Mount Power Supplies category:

Click to view products by Bel Fuse manufacturer:

Other Similar products are found below:

HFE2500BP PET1300-12-054NAE HFE1600BP 73-311-0001 73-317-0148 73-495-0233 750-1016 SFP450-S101G FUP550SNRPS

VRA.00335.0 VRA.00334.0 VRA.00333.0 HFE1600-KIT CC109146503 RKP-1UI PFE1100-12-054ND FND300-1012G 73-951-0001T

73-954-0001C DS550DC-3 DRP-3200-48 RCP-2000-24 TSR10 TET2000-12-086NA PET2000-12-074RA RCP-MU 605-10144-2AC

6609006-5 D1U54P-W-1200-12-HC4PC DS450DC-3 DS650DC-3 HPR12K-00-001 LCM1500L-T-4 LCM300Q-T LCM300W-T-4

LCM600N-T-4-A FNP600-48G FNR-3-48G FNR-5-12G PFS1200-12-054RAH PFS1200-12-054RD SPSPFE3-05G TET3200-12-069RA

IEC-A-1 FXX1600PCRPS 915606 DHP-1UT-A DRP-3200-24 RCP-1000-12 RCP-1000-12-C RCP-1000-24