

Features

- Compatible with all I²C bidirectional data transfer protocol
- Memory array:
 - 2K bits (256X 8) / 4K bits (512 X 8) / 8K
 bits (1024 X 8) / 16K bits (2048 X 8) of
 EEPROM
 - Page size: 16 bytes
- Single supply voltage and high speed:
 - 1 MHz

Random and sequential Read modes


- Write:
 - Byte Write within 3 ms

- Page Write within 3 ms
- Partial Page Writes Allowed
- Write Protect Pin for Hardware Data Protection
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- High-reliability
 - Endurance: 1 Million Write Cycles
 - Data Retention: 100 Years
- Enhanced ESD/Latch-up protection
 HBM 8000V
- TSOT23-5、8-lead PDIP/SOP/TSSOP and UDFN packages

Description

- The BL24C02A/BL24C04A/BL24C08A/BL24C16A provides 2048/4096/8192/16384 bits of serial electrically erasable and programmable readonly memory (EEPROM), organized as 256/512/1024/2048 words of 8 bits each.
- The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential.

Pin Configuration





Pin Descriptions

Pin Name	Туре	Functions
SDA	I/O	Serial Data
SCL	Ι	Serial Clock Input
WP	Ι	Write Protect
GND	Р	Ground
Vcc	р	Power Supply

Table 1

Vcc · GND WP SCL START STOP LOGIC SDA EN HIGH VOLTAGE PUMP/TIMING SERIAL CONTROL LOGIC LOAD DATA RECOVERY ссмр DEVICE ADDRESS COMPARATOR LOAD INC X DECODER DATA WORD EEPROM ADRESS COUNTER Y DECODER SERIAL MUX DIN DOUT/ACKNOWLEDGE DOUT

Block Diagram

Figure 1

SERIAL DATA (SDA): The SDA pin is bi-directional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open- collector devices.

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _

WRITE PROTECT (WP): The BL24C02A/BL24C04A/BL24C08A/BL24C16A has a Write Protect pin that provides hardware data protection. The Write Protect pin allows normal read/write operations when connected to ground (GND). When the Write Protection pin is connected to Vcc, the write protection feature is enabled and operates as shown in the following **Table 2**.

WP Pin Status	BL24C02A/04A/08A/16A
At VCC	Full Array
At GND	Normal Read/Write Operations

Table 2

Functional Description

1. Memory Organization

BL24C02A, 2K SERIAL EEPROM: Internally organized with 16 pages of 16 bytes each, the 2K requires an 8bit data word address for random word addressing.

BL24C04A, 4K SERIAL EEPROM: Internally organized with 32 pages of 16 bytes each, the 4K requires a 9bit data word address for random word addressing.

BL24C08A, 8K SERIAL EEPROM: Internally organized with 64 pages of 16 bytes each, the 8K requires a 10bit data word address for random word addressing.

BL24C16A, 16K SERIAL EEPROM: Internally organized with 128 pages of 16 bytes each, the 16K requires an 11-bit data word address for random word addressing.

2. Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see **Figure 2**). Data changes during SCL high periods will indicate a start or stop condition as defined below.

START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see **Figure 3**).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see **Figure 3**).

ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a "0" to acknowledge that it has received each word. This happens during the ninth clock cycle.

STANDBY MODE: The BL24C02A/BL24C04A/BL24C08A/BL24C16A features a low-power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the STOP bit and the completion of any internal operations.

MEMORY RESET: After an interruption in protocol, power loss or system reset, any two-wire part can be reset by following these steps:



- 1. Clock up to 9 cycles.
- 2. Look for SDA high in each cycle while SCL is high.
- 3. Create a start condition.




Figure 3. Start and Stop Definition





Figure 4. Output Acknowledge



BL24C02A/04A/08A/16A Belling Proprietary Information. Unauthorized Photocopy and Duplication Prohibited ©2016 Belling All Rights Reserved <u>www.belling.com.cn</u>

4-16

3. Device Addressing

The 2K/4K/8K/16K EEPROM devices all require an 8-bit device address word following a start condition to enable the chip for a read or write operation (see **Figure 5**)

The device address word consists of a mandatory "1", "0" sequence for the first four most significant bits as shown. This is common to all the Serial EEPROM devices.

The next 3 bits are fixed to zero for the 2K EEPROM.

For the 4K EEPROM, the next two bits are fixed to zero and the third bit being a memory page address bit.

For the 8K EEPROM, the next one bit is fixed to zero and the next 2 bits being for memory page addressing.

The 16K does not use any device address bits but instead the 3 bits are used for memory page addressing. These page addressing bits on the 4K, 8K and 16K devices should be considered the most significant bits of the data word address which follows.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a "0". If a compare is not made, the chip will return to a standby state.

	MSB							LSB
2K	1	0	1	0	0	0	0	R/W
4K	1	0	1	0	0	0	PO	R/W
8K	1	0	1	0	0	P1	PO	R/W
16K	1	0	1	0	P2	P1	PO	R/W

Figure 5. Device Address

4. Write Operations

BYTE WRITE: A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a "0" and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a "0" and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle, tWR, to the nonvolatile


memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see **Figure 6**).

PAGE WRITE: The 2K EEPROM is capable of an 8-byte page write, and the 4K, 8K and 16K devices are capable of 16-byte page writes.

A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to seven (2K) or fifteen (4K, 8K, 16K) more data words. The EEPROM will respond with a "0" after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see **Figure 7**).

The data word address lower three (2K) or four (4K, 8K, 16K) bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than eight (2K) or sixteen (4K, 8K, 16K) data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten.

ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a "0", allowing the read or write sequence to continue.










Figure 7. Page Write

5. Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to "1". There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ:

The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page. Once the device address with the read/write select bit set to "1" is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input "0" but does generate a following stop condition (see **Figure 8**).

RANDOM READ:

A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a "0" but does generate a following stop condition (see **Figure 9**)

SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the



microcontroller does not respond with a "0" but does generate a following stop condition (see **Figure 10**).




Figure 8. Current Address Read







Figure 10. Sequential Read



Electrical Characteristics

Absolute Maximum Stress Ratings :

- DC Supply Voltage-0.3V to +6.5V
- Input / Output VoltageGND-0.3V to VCC+0.3V
- Operating Ambient Temperature -40°C to +85°C
- Storage Temperature-65°C to +150°C
- Electrostatic pulse (Human Body model) 8000V

Comments :

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics

Applicable over recommended operating range from: $TA = -40^{\circ}C$ to $+85^{\circ}C$, VCC = +1.7V to +5.5V (unless otherwise noted)

Parameter	Symbol	Min	Тур	Мах	Unit	Condition
Supply Voltage	Vcc1	1.7	-	5.5	V	-
Supply Current VCC=5.0V	Icc1	-	0.14	0.3	mA	READ at 400KHZ
Supply Current VCC=5.0V	Icc2	-	0.28	0.5	mA	WRITE at 400KHZ
Supply Current VCC=5.0V	Isb1	-	0.03	0.5	μA	VIN=Vcc or Vss
Input Leakage Current	IL1	-	0.10	1.0	μA	VIN=Vcc or Vss
Output Leakage Current	Ilo	-	0.05	1.0	μA	Vout=Vcc or Vss
Input Low Level	VIL1	-0.3	-	Vcc×0.3	V	Vcc=1.7V to 5.5V
Input High Level	VIH1	Vcc×0.7	-	Vcc+0.3	V	Vcc=1.7V to 5.5V
Output Low Level VCC=1.7V	Voli	-	-	0.2	V	IoL=0.15mA
Output Low Level VCC=5.0V	Vol2	-	-	0.4	V	IoL=3.0mA

Table 5

Pin Capacitance

Applicable over recommended operating range from TA = 25°C, f = 1.0 MHz, VCC = +1.7V

Parameter	Symbol	Min	Тур	Мах	Unit	Condition
Input/Output Capacitance(SDA)	Ci/o	-	-	8	рF	V _{IO} =0V
Input Capacitance(SCL)	Cin	-	-	6	pF	VIN=0V

Table 6

AC Electrical Characteristics

Applicable over recommended operating range from TA = -40° C to $+85^{\circ}$ C, VCC = +1.7V to +5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted)

Parameter	Symbol	1.7V	≤Vcc ≺	2.5V	2.5V	′≤Vcc ≺	Units	
Falametei	Symbol	Min	Тур	Max	Min	Тур	Max	Units
Clock Frequency,SCL	fsc∟	-	-	400	-	-	1000	KHZ
Clock Pulse Width Low	tlow	0.6	-	-	0.6	-	-	μs
Clock Pulse Width High	thigh	0.4	-	-	0.4	-	-	μs
Noise Suppression Time	tı	-	-	50	-	-	50	ns
Clock Low to Data Out Valid	taa	0.1	-	0.55	0.1	-	0.55	μs
Time the bus must be free before a new transmission can start	tbuf	0.5	-	-	0.5	-	-	μs
Start Hold Time	t hd:sta	0.25	-	-	0.25	-	-	μs
Start Setup Time	tsu:sta	0.25	-	-	0.25	-	-	μs
Data In Hold Time	thd:dat	0	-	-	0	-	-	μs
Data in Setup Time	tsu:dat	100	-	-	100	-	-	ns
Input Rise Time(1)	tr	-	-	0.3	-	-	0.3	μs
Input Fall Time(1)	t⊧	-	-	0.3	-	-	0.3	μs
Stop Setup Time	tsu:sto	0.25	-	-	0.25	-	-	μs
Data Out Hold Time	tdн	50	-	-	50	-	-	ns
Write Cycle Time	tw r	-	1.9	3	-	1.9	3	ms
5.0V,25°C,Byte Mode(1)	Endurance	1M	-	-	-	-	-	Write Cycle

Table 7

Notes:

1. This parameter is characterized and is not 100% tested.

2. AC measurement conditions:

RL (connects to VCC): 1.3 k

Input pulse voltages: 0.3 VCC to 0.7 VCC

Input rise and fall time: 50 ns


Input and output timing reference voltages: 0.5 VCC

The value of RL should be concerned according to the actual loading on the user's system.




Bus Timing





Write Cycle Timing






Notes:

The write cycle time tWR is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.



Package Information

PDIP Outline Dimensions



Notes:


- 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA for additional information.
- 2. Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3.
- 3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch.
- 4. E and eA measured with the leads constrained to be perpendicular to datum.
- 5. Pointed or rounded lead tips are preferred to ease insertion.

6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm).



_ _ _

SOP




Notes:

These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc.



TSSOP




Notes:

- 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances, datums, etc.
- 2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed 0.15 mm (0.006 in) per side.
- 3. Dimension E1 does not include inter-lead Flash or protrusions. Inter-lead Flash and protrusions shall not exceed 0.25 mm (0.010 in) per side.
- 4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the b dimension at maximummaterial condition. Dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07 mm.
- 5. Dimension D and E1 to be determined at Datum Plane H.




_ _ _

UDFN





TSOT23-5





Marking Diagram


PDIP

		BL24CXXA YYWW#ZZ SSSSSP	
XX:			
02:2K 2K bit EEP	ROM 08:	8K bit EEPROM	
04:4K 4K bit EEP	ROM 16:	16K bit EEPROM	
YY: year			
WW :week			
ZZ: assembly house			
SSSSS : Lot ID			
SOP			
		BL24CXXA	4
		SSSSSP	
			_

XX:

02:2K	2K bit EEPROM	08:	8K bit EEPROM
04:4K	4K bit EEPROM	16:	16K bit EEPROM
SSSSS : I	Lot ID		

TSSOP




_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _

XX:

02:2K 2K bit EEPROM 08: 8K bit EEPROM 04:4K 4K bit EEPROM 16: 16K bit EEPROM SSSSS : Lot ID

UDFN




XX:

02:2K	2K bit EEPROM	08:	8K bit EEPROM
04:4K	4K bit EEPROM	16:	16K bit EEPROM
YY: year			

WW :week

TSOT23-5



XX:

02:2K 2K bit EEPROM 08: 8K bit EEPROM 04:4K 4K bit EEPROM 16: 16K bit EEPROM SSSSS : Lot ID

_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _

_ _ _ _

Ordering Information

BL24C02A/ BL24C04A/BL24C08A/BL24C16A - 123

Code	Description
1	Package type PA: SOP-8L SF: TSSOP-8L DA: PDIP-8L NT: UDFN-8L TC: SOT23-5L RR: TSOT23-5L MA: M2.2 MB: M3.2
2	Packing type R: Tape and Reel T: Tube
3	Feature S: Standard (default, Pb Free RoHS Std.) C: Green (Halogen Free)

_ _ _ _ _ _ _ _ _ _ _ _ _

Device	Package	Shipping(Qty/Packing)
BL24C02A/04A/08A/16A	SOP8	2500/Tape &Reel
BL24C02A/04A/08A/16A	TSSOP8L	3000/Tape &Reel
BL24C02A/04A/08A/16A	SOT23-5	3000/Tape &Reel
BL24C02A/04A/08A/16A	UDFN	3000/Tape &Reel

_ _ _ _

Revision history

Vision 1.7 BL24C02A/ BL24C04A/ BL24C08A/ BL24C16A
Add Write lockable page in Features Random and sequential Read modes Enhanced ESD/ Latch-up protection UDFN packages
Add Table First/Second address Write Identification Page/ Lock Identification Page Read Identification Page
Modify DC/AC Electrical Characteristics
Vision 1.8 BL24C02A/ BL24C04A/ BL24C08A/ BL24C16A
Modify the format
Vision 1.91 BL24C02A/ BL24C04A/ BL24C08A/ BL24C16A
Modify AC/DC Electrical Characteristics
Vision 1.92 BL24C02A/ BL24C04A/ BL24C08A/ BL24C16A
ADD Marking Diagram update ordering information

_ _ _ _ _ _ _

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for EEPROM category:

Click to view products by Belling manufacturer:

Other Similar products are found below :

M29F040-70K6 718278CB 718620G AT28C256-15PU-ND 444358RB 444362FB BR93C46-WMN7TP EEROMH AT24C256BY7-YH-T CAT25320YIGT-KK LE2464DXATBG CAS93C66VP2I-GT3 CAT24S128C4UTR S-25C040A0I-I8T1U S-93S66A0S-J8T2UD N21C21ASNDT3G NV24M01MUW3VTBG AT93C86A-10SU-1.8-T S-93A66BD0A-K8T2U3 CAT24C512C8UTR GT24C04A-2ZLI-TR BL24CM1A-NTRC FM24C64D-DN-T-G HG24C08M/TR BL24C08F-RRRC HG24C04MM/TR BL24C04F-NTRC HG24C02MM/TR HG24C128MM/TR HG24C16MM/TR HG24C08M/TR BL24C08F-RRRC BL24C04A-NTRC BL24C04F-NTRC BL24C04A-DATC BL24C64A-NTRC-1 BL24C02F-NTRC FM24C128D-DN-T-G M24C64-DFCT6TPK M95080-RMC6TG AT24C01D-MAHM-T AT24C08D-MAHM-T BR24G02FVJ-3GTE2 BR24L16FJ-WE2 BR24L16FVJ-WE2 BR24S256F-WE2 BR93L56RFV-WE2 BR93L66F-WE2 BR93L76RFV-WE2 34AA02T-IMNY