

Features

- 512-byte Serial Presence Detect EEPROM compatible with JEDEC EE1004 specification
- Compatible with SMBus serial interface:
 - up to 1 MHz transfer rate
- Memory array:
 - 4 Kbits organized as two banks of 256 bytes each
 - Each page is composed of two 128-byte blocks
- Software data protection for each 128-byte block
- Hardware write protection
- Write:
 - Byte Write within 3 ms

Description


- The BL34C04A is a 512-byte EEPROM device designed to operate the SMBus bus in the 1.7 V - 3.6 V voltage range, with a maximum of 1 MHz.
- The BL34C04A includes a 4-Kbit serial EEPROM organized as two banks of 256 bytes each, or 512 bytes of total memory. Each bank is composed of two 128-byte blocks. The device is able to selectively lock the data in any or all of the four 128-byte blocks. Designed specifically for use in DRAM DIMMs (Dual Inline Memory Modules) with Serial Presence Detect, all the information concerning the DRAM module configuration (such as its access speed, its size, its

- 16 bytes Page Write within 3 ms
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- Single supply voltage:
 - 1.7 V to 3.6 V
- High-reliability
 - Endurance: 1 Million Write Cycles
 - Data Retention: 100 Years
- Enhanced ESD/latch-up protection
 - HBM 6000V

organization) can be kept write-protected in one or more memory blocks.

• Individually locking a 128-byte block may be accomplished using a software write protection mechanism in conjunction with a high input voltage V_{HV} on input A0. By sending the device a specific SMBus sequence, each block may be protected from writes until the write protection is electrically reversed using a separate SMBus sequence which also requires V_{HV} on input A0. The write protection for all four blocks is cleared simultaneously

Pin Configuration





Pin Descriptions

Pin Name	Туре	Functions
A0-A2	I	Address Inputs
SDA	I/O	Serial Data
SCL	I	Serial Clock Input
WP	I	Write Protect
GND	P	Ground
V _{cc}	Р	Power Supply

Table 1

Block Diagram




Figure 1

DEVICE/PAGE ADDRESSES (A2, A1 and A0): The A2, A1 and A0 pins are device address inputs that are hard wire for the BL34C04A. Eight 4K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section).

The A0 input is used to detect the V_{HV} voltage, when decoding an SWP or CWP instruction.

SERIAL DATA (SDA): The SDA pin is bi-directional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open- collector devices.

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

If SCL is driven low for t_{TIMEOUT} (see **Table 8**) or longer, the BL34C04A is set back in Standby mode, ready to receive a new START condition.



WRITE PROTECT (WP): The BL34C04A has a Write Protect pin that provides hardware data protection. The Write Protect pin allows normal read/write operations when connected to ground (GND). When the Write Protection pin is connected to Vcc, the write protection feature is enabled.

Functional Description

1. Memory addressing

To start a communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the device select code, shown in **Table 2** (on Serial Data (SDA), most significant bit first).

The Device Type Identifier Code (DTIC) consists of a 4-bit device type identifier, and a 3-bit slave address (A2, A1, A0). To address the memory array, the 4-bit device type identifier is 1010b; to access the write-protection settings, it is 0110b.

	A 1.1		Device typ	e identifie	r	Select address			R_W_n	SA0
	Abbr	b7	b6	b5	b4	b3	b2	b1	b0	SA0 pin
Read	RSPD	1	0	1	0	LSA2	LSA1	LSA0	1	0 or 1
Write	WSPD	1	0	1	U	LSAZ	LSAI	LSAU	0	0 01 1
Set Write Protection, block 0	SWP0					0	0	1	0	V_{HV}
Set Write Protection, block 1	SWP1					1	0	0	0	V _{HV}
Set Write Protection, block 2	SWP2					1	0	1	0	V_{HV}
Set Write Protection, block 3	SWP3					0	0	0	0	V_{HV}
Clear All Write Protection	CWP					0	1	1	0	V_{HV}
Read Protection Status, block 0	RPS0					0	0	1	1	0,1 or V _{HV}
Read Protection Status, block 1	RPS1	0	1	1	0	1	0	0	1	0,1 or V _{HV}
Read Protection Status, block 2	RPS2					1	0	1	1	0,1 or V_{HV}
Read Protection Status, block 3	RPS3					0	0	0	1	0,1 or VHV
Set Page Address to 0	SPA0					1	1	0	0	0,1 or VHV
Set Page Address to 1	SPA1					1	1	1	0	0,1 or VHV
Read Page Address	RPA					1	1	0	1	0,1 or VHV
Reserved	-							All other en	codings	

Table 2

Up to eight memory devices can be connected on a single serial bus. Each one is given a unique 3-bit code on the slave address (A2, A1, A0) inputs. When the device select code is received, the device only responds if the slave address is the same as the value on the slave address (A2, A1, A0) inputs.

The 8th bit is the Read/Write bit (RW). This bit is set to 1 for Read and 0 for Write operations.

If a match occurs on the device select code, the corresponding device gives an acknowledgment on Serial Data (SDA) during the 9th bit time. If the device does not match the device select code, it deselects itself from the bus, and goes into Standby mode.



2. Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see **Figure 2**). Data changes during SCL high periods will indicate a start or stop condition as defined below.




Figure 2. Data Validity

START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see **Figure 3**).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see **Figure 3**).




Figure 3. Start and Stop Definition

ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a "0" to acknowledge that it has received each word. This happens during the ninth clock cycle.




Figure 4. Output Acknowledge

STANDBY MODE: The BL34C04A features a low-power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the STOP bit and the completion of any internal operations.

MEMORY RESET: After an interruption in protocol, power loss or system reset, any two-wire part can be reset by following these steps:

- 1. Clock up to 9 cycles.
- 2. Look for SDA high in each cycle while SCL is high.
- 3. Create a start condition.

DATA SECURITY: The BL34C04A has a hardware data protection scheme that allows the user to write protect the entire memory when the WP pin is at $V_{\rm CC}$.



3. Write Operations

BYTE WRITE: A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a "0" and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a "0" and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle, twR, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (Figure 5).




Figure 5. Byte Write

If the addressed location is hardware write-protected, the device replies to the data byte with NoAck, and the location is not modified.

PAGE WRITE: The Page write mode allows up to 16 bytes to be written in a single Write cycle, provided that they are all located in the same page in the memory. A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a "0" and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a "0" and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle, twR, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see **Figure 6**).




Figure 6. Page Write

The data word address lower five bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 16 data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten.

If the addressed location is hardware write-protected, the device replies to the data byte with NoAck, and the location is not modified.

ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device



address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a "0", allowing the read or write sequence to continue.

4. Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to "1". There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed

during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page. Once the device address with the read/write select bit set to "1" is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input "0" but does generate a following stop condition (see **Figure 7**).




Figure 7. Current Address Read

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a "0" but does generate a following stop condition (see **Figure 8**)




Figure 8. Random Read



SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a "0" but does generate a following stop condition (see **Figure 9**).




Figure 9. Sequential Read



5. Setting the write protection

There are four independent memory blocks, and each block may be independently protected. The memory blocks are:

The device has three software commands for setting, clearing, or interrogating the write-protection status.

- Block 0 = memory addresses 0x00 to 0x7F (decimal 0 to 127), page address = 0
- Block 1 = memory addresses 0x80 to 0xFF (decimal 128 to 255), page address = 0
- Block 2 = memory addresses 0x00 to 0x7F (decimal 0 to 127), page address = 1
- Block 3 = memory addresses 0x80 to 0xFF (decimal 128 to 255), page address = 1

The level of write protection (set or cleared), that has been defined using these instructions, remains defined even after a power cycle.

- SWPn: Set Write Protection for block n
- CWP: Clear Write Protection for all blocks
- RPSn: Read Protection status for block n

The DTICs of the SWP, CWP and RPS instructions are defined in Table 2.

6. Set and clear the write protection (SWPn and CWP)

If the software write protection has been set with the SWPn instruction, it may be cleared again with a CWP instruction. SWPn acts on a single block as specified in the SWPn command, but CWP clears the write protection for all blocks.

When decoded, SWPn and CWPn trigger a write cycle lasting tw (see **Table 8**).

The DTICs of the SWP and CWP instructions are defined in Table 2.

7. Read the protection status (RPSn)

The serial bus master issues an RPSn command specifying which block to report upon. If the software write protection has not been set, the device replies to the data byte with an Ack. If it has been set, the device replies to the data byte with a NoAck.

The DTIC of the RPSn instruction is defined in Table 2.

8. Set the page address (SPAn)

The SPAn command selects the lower 256 bytes (SPA0) or upper 256 bytes (SPA1). After a cold or warm power-on reset, the page address is always 0, selecting the lower 256 bytes.

The DTIC of the SPAn instruction is defined in Table 2.

9. Read the page address (RPA)

The RPA command determines if the currently selected page is 0 (device returns Ack) or 1 (device returns NoAck).

The DTIC of the RPA instruction is defined in Table 2.

Use within a DDR4 DRAM module

In the application, the BL34C04A is soldered directly in the printed circuit module. The three slave address inputs (A2, A1, A0) must be connected to GND or VCC directly (that is without using a serial resistor) through the DRAM module connector (see **Table 3**). The pull-up resistor on SDA is connected on the SMBus of the motherboard.

The Write Protect (WP) of the BL34C04A can be left unconnected. However, connecting it to GND is recommended, to maintain full read and write access.



DIMM position	A2	A1	A0
0	V_{SS}	V_{SS}	V_{SS}
1	V_{SS}	V_{SS}	V_{CC}
2	V _{SS}	V _{CC}	V _{SS}
3	V_{SS}	V _{CC}	V _{CC}
4	V _{CC}	V _{SS}	V _{SS}
5	V _{CC}	V _{SS}	V _{cc}
6	V _{CC}	V _{CC}	V _{SS}
7	V _{CC}	V_{CC}	V _{CC}

Table 3

1. Programming the BL34C04A

The situations in which the BL34C04A is programmed can be considered under two headings:

- when the DDR4 DRAM is isolated (not inserted on the PCB motherboard)
- when the DDR4 DRAM is inserted on the PCB motherboard

Isolated DRAM module: With a specific programming equipment, it is possible to define the BL34C04A content, using Byte and Page write instructions, and the write-protection SWP(n) and CWP instructions. To issue the SWP(n) and CWP instructions, the signal applied on SA0 must be driven to VHV during the whole instruction.

DRAM module inserted in the application motherboard: **Table 4** and **Table 5** show how the Ack bits can be used to identify the write-protection status.



Status	Instruction	Ack	Address	Ack	Data byte	Ack	Write cycle (t _W)
	SWPn	NoAck	Not significant	NoAck	Not significant	NoAck	No
Dwataatad	CWP	Ack	Not significant	Ack	Not significant	Ack	Yes
Protected	Page or byte write in protected block	Ack	Address	Ack	Data	NoAck	No
Not Duoto stad	SWPn or CWP	Ack	Not significant	Ack	Not significant	Ack	Yes
Not Protected	Page or byte write	Ack	Address	Ack	Data	Ack	Yes

Table 4

SWPn Status	Instruction	Ack	Address	Ack	Data byte	Ack
Set	RPSn	NoAck	Not significant	NoAck	Not significant	NoAck
Not set	RPSn	Ack	Not significant	NoAck	Not significant	NoAck

Table 5




Figure 10



Electrical Characteristics

Absolute Maximum Stress Ratings:

•	DC Supply Voltage	-0.5V to +6.5V
	Input / Output Voltage GND-0.3	
•	Voltage on Pin A0	0.5V to +10V
•	Operating Ambient Temperature	-40°C to +130°C
•	Storage Temperature	65℃ to +150℃
•	Electrostatic pulse (Human Body model)	6000V

Comments:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.



DC Electrical Characteristics

Applicable over recommended operating range from: $TA = 0^{\circ}C$ to $+95^{\circ}C$, VCC = +1.7V to +5.5V (unless otherwise noted)

Table 7 DC characteristics

Symbol	Parameter	Test condition (in addition to those in Table 8)	Min	Max	Unit
I_{LI}	Input leakage current (SCL,SDA, A0, A1, A2)	$V_{IN} = GND \text{ or } V_{CC}$	-	± 2	μΑ
I_{LO}	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: GND or V_{CC}	-	± 2	μΑ
I_{CC}	Supply current (read)	$f_c = 400 \text{ kHz or } 1 \text{ MHz}$	-	1	mA
I_{CC0}	Supply current (write)	During t_W , $V_{IN} = GND$ or V_{CC}	-	1 (1)	mA
T	Standby supply suggest	Device not selected $^{(2)}$, $V_{IN} = GND$ or V_{CC} , $V_{CC} \ge 2.2$ V	-	2	μΑ
I_{CC1}	Standby supply current	Device not selected $^{(2)}$, $V_{IN} = GND$ or V_{CC} , $V_{CC} < 2.2$ V	1	1	μΑ
V_{IL}	Input low voltage (SCL, SDA, WP)	-	-0.45	0.3 x V _{CC}	V
V_{IH}	Input high voltage (SCL, SDA, WP)	-	0.7 x V _{CC}	V _{CC} +1 V	V
3.7	AO 1.1 - 1 1 1 1	V_{CC} < 2.2 V	7	10	V
V_{HV}	A0 high voltage detect	$V_{CC} \ge 2.2 \text{ V}$	V _{CC} +4.8 V	10	V
V	Output low voltors	$I_{OL} = 0.15 \text{ mA}$	-	0.2	V
V _{OL}	Output low voltage	$I_{OL} = 3 \text{ mA}$	-	0.4	V
V _{POR}	Power on reset threshold	-	-	1.4 (1)	V
V _{PDR}	Power down reset threshold	-	0.7 (2)	-	V

^{1.} Measured during characterization, not tested in production.

^{2.} The device is not selected after a power-up, after a read command (after the Stop condition), or after the completion of the internal write cycle tw (tw is triggered by the correct decoding of a write command).



Pin Capacitance

Applicable over recommended operating range from TA = 25°C, f = 1.0 MHz, VCC = +1.7V

Parameter	Symbol	Min	Тур	Max	Unit	Condition
Input/Output Capacitance(SDA)	Ci/o	-	-	8	pF	V _{IO} =0V
Input Capacitance(A0,A1,A2,SCL)	Cin	-	-	6	pF	V _{IN} =0V

AC Electrical Characteristics

Applicable over recommended operating range from TA = -40° C to $+85^{\circ}$ C, VCC = +1.7V to +5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted)

Table 8 AC characteristics

			VCC ·	< 2.2 V	VCC ≥ 2.2 V				
Syn	abol	Parameter	100	kHz	400	kHz	1000	kHz	Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
f_{SCL}	f_{C}	Clock frequency	10	100	10	400	10	1000	kHz
t _{HIGH}	t_{CHCL}	Clock pulse width high time	4000	-	600	-	260	-	ns
$t_{LOW}^{(1)}$	t _{CLCH}	Clock pulse width low time	4700	-	1300	-	500	-	ns
t _{TIME}	OUT (2)	Detect clock low timeout	25	35	25	35	25	35	ms
t _R ⁽³⁾	t _{XH1XH2}	SDA rise time	-	1000	20	300	-	120	ns
t _F ⁽³⁾	t _{QL1QL2}	SDA(out) fall time	-	300	20	300	-	120	ns
t _{SU:DAT}	t _{DXCH}	Data in setup time	250	-	100	-	50	-	ns
t _{HD:DI}	t _{CLDX}	Data in hold time	0	-	0	-	0	-	ns
t _{HD:DAT}	t_{CLQX}	Data out hold time	200	3450	200	900	0	350	ns
t _{SU:STA} ⁽⁴⁾	t _{CHDL}	Start condition setup time	4700	-	600	-	260	-	ns
t _{HD:STA}	t _{DLCL}	Stop condition hold time	4000	-	600	-	260	-	ns
t _{SU:STO}	t _{CHDH}	Stop condition setup time	4000	-	600	-	260	-	ns
t _{BUF}	t _{DHDL}	Time between Stop Condition and next Start Condition	4700	-	1300	-	500	-	ns
t	W	Write time	-	3	-	3	-	3	ms
t _{POF}	(3)	Time ensuring a Reset when V_{CC} drops below $V_{PDR}(min)$	100	-	100	-	100	-	μs
t _{INI}	(3)	Time from $V_{CC}(min)$ to the first command	0	-	0	-	0	-	μs

- 1. Initiate clock stretching, which is an optional SMBus bus feature.
- 2. A timeout condition can only be ensured if SCL is driven low for ttimeout(Max) or longer; then the BL34C04A is set in Standby mode and is ready to receive a new START condition. If SCL is driven low for less than ttimeout(Min), the BL34C04A internal state remains unchanged.
- 3. Measured during characterization, not tested in production.
- 4. To avoid spurious START and STOP conditions, a minimum delay is placed between the falling edge of SCL and the falling or rising edge of SDA.



Bus Timing




Figure 11. SCL: Serial Clock, SDA: Serial Data I/O

Write Cycle Timing





Figure 12. SCL: Serial Clock, SDA: Serial Data I/O

Notes:


The write cycle time tWR is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.



Package Information UDFN




Marking Diagram UDFN



YY: year WW :week



Ordering Information





Revision history

Version 1.00 BL34C04A	
Initial version	
Version 1.01 BL34C04A	
Modify feature information Modify Absolute Maximum Stress Ratings	
Version 1.02 BL34C04A	
Add Marking Diagram Modify DC/AC Electrical Characteristics	
Version 1.03 BL34C04A	
Modify recommended operating temperature to 0°C to +95°C.	
Modify DC/AC Electrical Characteristics	
Version 1.04 BL34C04A	9/7/2018
Add BL34C04ANP information	

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for EEPROM category:

Click to view products by Belling manufacturer:

Other Similar products are found below:

M29F040-70K6 718278CB 718620G AT28C256-15PU-ND 444358RB 444362FB BR93C46-WMN7TP 442652G 701986CB
TC58NVG0S3HBAI4 5962-8751413XA TC58BVG0S3HBAI4 TH58NYG3S0HBAI6 CAT25320YIGT-KK CAT25320DWF LE24C162-RE 5962-8751417YA 5962-8751409YA CAT25M01LI-G DS28E11P+ BR9016AF-WE2 LE2464DXATBG CAS93C66VP2I-GT3
DS28E25+T DS28EL15Q+T M95320-DFDW6TP DS28E05GB+T AT25320B-SSPDGV-T HE24C64WLCSPD BL24SA128B-CSRC
24FC16T-I/OT 24FC08T-I/OT M24128-BFMN6TP S-24CS04AFM-TFH-U M24C04-FMC5TG M24C16-DRMN3TPK M24C64-DFMN6TP 34AA02-EMS M95080-RMC6TG M95128-DFCS6TP/K M95128-DFDW6TP M95256-DFMN6TP M95320-RDW6TP M95640-RDW6TP
AT17LV010-10CU AT24C01C-SSHM-B AT24C01D-MAHM-T AT24C04D-MAHM-T AT24C04D-SSHM-T AT24C08C-SSHM-B