#### TISP4070J1BJ THRU TISP4395J1BJ



#### BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTORS

# TISP4xxxJ1BJ Overvoltage Protector Series

**Ground Return Element of Y Configuration** 

- -2x Current Capability of Y Upper Elements
- -Available in a Wide Range of Voltages
- -Enables Symmetrical and Asymmetrical Y Designs
- -SMB (DO-214AA) Package


Ion-Implanted Breakdown Region

- -Precise and Stable Voltage
- -Low Voltage Overshoot Under Surge

Device	V <sub>DRM</sub>	V <sub>(BO)</sub>
Device	V	V
TISP4070J1	58	70
TISP4080J1	65	80
TISP4095J1	75	95
TISP4115J1	90	115
TISP4125J1	100	125
TISP4145J1	120	145
TISP4165J1	135	165
TISP4180J1	145	180
TISP4200J1	155	200
TISP4219J1	180	219
TISP4250J1	190	250
TISP4290J1	220	290
TISP4350J1	275	350
TISP4395J1	320	395



#### SMB Package (Top View)



#### **Device Symbol**



#### **Rated for International Surge Wave Shapes**

Wave Shape	Standard	I <sub>PPSM</sub>
2/10	GR-1089-CORE	1000
8/20	IEC 61000-4-5	800
10/160	TIA/EIA-IS-968 (FCC Part 68)	400
10/700	ITU-T K.20/21/45	350
10/560	TIA/EIA-IS-968 (FCC Part 68)	250
10/1000	GR-1089-CORE	200

#### Description

The TISP4xxxJ1BJ is a symmetrical voltage-triggered bidirectional thyristor device which has been designed as the tail (ground return) element of a Y circuit configured protector. As such, the TISP4xxxJ1BJ must be rated to conduct the sum of the TIP and RING currents. For example, the normal GR-1089-CORE testing can impose 200 A, 10/1000 and 1000 A, 2/10 on the ground return element of the Y configuration. Using the TISP4xxxJ1BJ together with two TISP4xxxH3BJ parts gives a 2x 100 A, 10/1000 Y protector circuit. For ITU-T applications, using the TISP4xxxJ1BJ with a TISP3xxxT3BJ gives a coordinated Y protector with a 2x 120 A, 5/310 capability. Design tables are given in the Applications Information section. These SMB package combinations are often more space efficient than single package Y protection multi-chip integrations.

These devices allow signal voltages, without clipping, up to the maximum off-state voltage value,  $V_{DRM}$ , see Figure 1. Voltages above  $V_{DRM}$  are limited and will not exceed the breakover voltage,  $V_{(BO)}$ , level. If sufficient current flows due to the overvoltage, the device switches into a low-voltage on-state condition, which diverts the current from the overvoltage through the device. When the diverted current falls below the holding current,  $I_H$ , level the devices switches off and restores normal system operation.

#### How to Order

Device Package		Carrier	Order As	
TISP4xxxJ1BJ	BJ (SMB/DO-214AA J-Bend)	R (Embossed Tape Reeled)	TISP4xxxJ1BJR-S	

\*RoHS Directive 2002/95/EC Jan 27 2003 including Annex

SEPTEMBER 2001 - REVISED JANUARY 2007

Specifications are subject to change without notice.

Customers should verify actual device performance in their specific applications.

#### Absolute Maximum Ratings, $T_A = 25$ °C (Unless Otherwise Noted)

Rating	Symbol	Value	Unit
'4070		±58	
'4080		±65	
'4095		±75	
'4115		±90	
'4125		±100	
'4145 '4165		±120 ±135	
Repetitive peak off-state voltage '4180	$V_{DRM}$	±135 ±145	V
'4200		±145 ±155	
'4219		±180	
'4250		±190	
'4290		±220	
'4350		±275	
'4395			
Non-repetitive peak on-state pulse current (see Notes 1 and 2)			
2/10 (Telcordia GR-1089-CORE, 2/10 voltage wave shape)		1000	
8/20 (IEC 61000-4-5, combination wave generator, 1.2/50 voltage wave shape)		800	
10/160 (TIA/EIA-IS-968 (Replæes FCC Part 68), 10/160 voltage wave shape)		400	
4/250 (ITU-T K.20/21, 10/700 voltage wave shape, simultaneous)	I <sub>PPSM</sub>	370	Α
5/310 (ITU-T K.20/21, 10/700 voltage wave shape, single)		350	
5/320 (TIA/EIA-IS-968 (Replaces FCC Part 68), 9/720 voltage wave shape, single)		350	
10/560 (TIA/EIA-IS-968 (Replæes FCC Part 68), 10/560 voltage wave shape)		250	
10/1000 (Telcordia GR-1089-CORE, 10/1000 voltage wave shape)		200	
Non-repetitive peak on-state current (see Notes 1 and 2)			
50 Hz, 1 cycle	I <sub>TSM</sub>	80	Α
60 Hz, 1 cycle		100	
Initial rate of rise of on-state current, Linear current ramp, Maximum ramp value < 50 A	di <sub>T</sub> /dt	800	A/μs
Junction temperature	T <sub>J</sub>	-40 to +150	°C
Storage temperature range	T <sub>stg</sub>	-65 to +150	°C

#### **Recommended Operating Conditions**

Component	Min	Тур	Max	Unit
Series resistor for GR-1089-CORE first-level surge survival	0			
Series resistor for ITU-T recommendation K.20/K.45/K.21 (Basic coordination with 400 V GDT)	6.5			
R1, R2 Series resistor for TIA/EIA-IS-968 (Replaces FCC Part 68), 9/720 survival	0			Ω
Series resistor for TIA/EIA-IS-968 (Replaces FCC Part 68), 10/560 survival	0			
Series resistor for TIA/EIA-IS-968 (Replaces FCC Part 68), 10/160 survival	0			

NOTES: 1. Initially, the device must be in thermal equilibrium with T<sub>J</sub> = 25 °C.

2. These non-repetitive rated currents are peak values of either polarity. The surge may be repeated after the device returns to its initial conditions.

# **BOURNS®**

#### Electrical Characteristics, $T_A$ = 25 $^{\circ}$ C (Unless Otherwise Noted)

The partitive peak off- state current   V <sub>0</sub> = ±V <sub>DRM</sub>		Parameter	Test Conditions		Min	Тур	Max	Unit
Name		Repetitive peak off-	V - ·V	T <sub>A</sub> = 25 °C			±5	^
V <sub>(BO)</sub> AC breakover voltage	IDRM	state current	$V_D = \pm V_{DRM}$	$T_A = 85  ^{\circ}C$			±10	μΑ
V <sub>(BO)</sub> AC breakover voltage				4070			±70	
V <sub>(BO)</sub> AC breakover voltage dv/dt = ±250 V/ms, R <sub>SOURCE</sub> = 300 Ω			'4080			±80		
V(BO)         AC breakover voltage         dv/dt = ±250 V/ms, R SOURCE = 300 Ω         1415 (3145) (4145) (4145) (4146)			'4095			±95		
V(BO)         AC breakover voltage         dv/dt = ±250 V/ms, R SOURCE = 300 Ω         14145   ±165   ±165   ±160   ±180   ±200   ±200   ±200   ±219   ±219   ±219   ±219   ±229   ±250   ±25			'4115			±115		
V(BO)         AC breakover voltage         dv/dt = ±250 V/ms, R SOURCE = 300 Ω         14165 4180 1200 1200 1200 1200 1200 1200 1200 1				'4125			±125	
V <sub>(BO)</sub> AC breakover voltage dw/df = ±250 V/ms, H source = 300 Ω				'4145			±145	
1400   1200   1200   1200   1200   1200   1200   1200   1200   1210   1219   1219   12290   12250	.,	AO la a la	du/dt 050 V/ D 000 C	'4165			±165	
14219	V <sub>(BO)</sub>	AC breakover voltage	$dV/dt = \pm 250 \text{ V/ms},  R_{SOURCE} = 300 \Omega$	'4180			±180	V
Variable   14250   14250   14290				'4200			±200	
14290   14350   14395   143				'4219			±219	
August				'4250			±250	
Maximum ramp value = ±10 A   4070   ±395   1415   1415   1415   1416				'4290			±290	
Maximum ramp value = ±10 A   ±17   ±188   ±104   ±125   ±135   ±156   ±177   ±188   ±104   ±125   ±135   ±156   ±176   ±176   ±177   ±175				'4350			±350	
V(BO)         Ramp breakover Voltage         Maximum ramp value = ±500 V (μs, Linear corrent ramp, voltage ramp, voltage ramp, voltage ramp, voltage         14145 (±125 ±135 ±135 ±135 ±135 ±135 ±135 ±135 ±13				'4395			±395	
V(BO)         Ramp breakover Voltage         Maximum ramp value = ±500 V (μs, Linear corrent ramp, voltage ramp, voltage ramp, voltage ramp, voltage         14145 (±125 ±135 ±135 ±135 ±135 ±135 ±135 ±135 ±13				4070			±77	
V(BO)         Ramp breakover voltage         Maximum ramp value = ±500 V (μs, Linear voltage ramp, divide ±20 A/μs, Linear current ramp, divide ±20 A/μs, Linear current ramp, divide ±20 A/μs, Linear current ramp, haximum ramp value = ±10 A         14125 (±1177 (±117								
V(BO)         Ramp breakover voltage         dv/dt ±1000 V/μs, Linear voltage ramp, dv/dt 5								
V(BO)       Impulse breakover voltage       2/10 wave shape, Ipp = ±1000 A, R <sub>S</sub> = 2.5 Ω, voltage       4/125 (see Note 3)       ±135 ±156 ±1185 ±156 ±1185 ±156 ±1183 (see Note 3)       1/4125 ±121 ±136 ±1183 ±192 ±112 ±192 ±1183 ±192 ±112 ±192 ±112 ±193 ±192 ±112 ±193 ±192 ±193 ±192 ±193 ±101 ±101 ±101 ±101 ±101 ±101 ±101 ±10								
V(BO)       Ramp breakover voltage       dw/dt ≤1000 V/μs, Linear voltage ramp, Maximum ramp value = ±500 V       '4165 ±177 (±180 ±192 ±192 ±192 ±192 ±192 ±192 ±192 ±192								
V(BO)       Ramp breakover voltage       Maximum ramp value = ±500 V       '4165       = ±177 ±192       V         V(BO)       Voltage       ±192 ±212       ±192 ±212       ±212 ±212       ±212 ±212       ±231 ±231       ±242 ±231       ±242 ±231       ±242 ±231       ±242 ±231       ±242 ±231       ±243 ±243       ±242 ±231       ±243 ±243       ±243 ±243       ±243 ±243       ±243 ±243       ±303 ±243       ±303 ±243       ±364 ±409			dv/dt ≤±1000 V/us. Linear voltage ramp.					
V(BO)       voltage       di/dt = ±20 A/μs, Linear current ramp,       '4180       ±192       V         Maximum ramp value = ±10 A       '4200       ±212       ±231       +2303       +2342       +2422		Ramp breakover	Maximum ramp value = $\pm 500 \text{ V}$ di/dt = $\pm 20 \text{ A/}\mu\text{s}$ , Linear current ramp,					
Maximum ramp value = ±10 A '4200	V <sub>(BO)</sub>							V
14219   ±231   ±263   ±264   ±263   ±264   ±263   ±264   ±263   ±264   ±263   ±264   ±263   ±264   ±263   ±264   ±263		· <b>3</b> ·						
14250   14263   14263   14303   14350   143			'					
14290								
Hard Frame   Ha								
Value   Harmonia								
V <sub>(BO)</sub> Impulse breakover voltage 2/10 wave shape, I <sub>PP</sub> = ±1000 A, R <sub>S</sub> = 2.5 Ω, 14180								
Variable   Fig. 1   Fig. 1   Fig. 2   Fig. 2						+96		
V <sub>(BO)</sub> Impulse breakover V <sub>(BO)</sub> voltage 2/10 wave shape, I <sub>PP</sub> = ±1000 A, R <sub>S</sub> = 2.5 Ω, (3165 ±183 ±199 14200 ±221 14200 ±221 14200 14250 ±276 14250 ±320 14350 ±386								
V <sub>(BO)</sub> Impulse breakover voltage 2/10 wave shape, I <sub>PP</sub> = ±1000 A, R <sub>S</sub> = 2.5 Ω, (3165 ±183 (see Note 3) (4180 ±199 (4210 ±221 4219 ±242 4219 ±242 4210 (4250 ±276 4250 ±320 ±336) (4350 ±386)								
V <sub>(BO)</sub> Impulse breakover voltage 2/10 wave shape, I <sub>PP</sub> = ±1000 A, R <sub>S</sub> = 2.5 Ω, (3165 ±183 ±199 34200 ±221 34250 ±276 34250 ±320 34350 ±386								
V <sub>(BO)</sub> Impulse breakover voltage 2/10 wave shape, I <sub>PP</sub> = ±1000 A, R <sub>S</sub> = 2.5 Ω, (34165 ±183 ±199 (34200 ±221 34210 ±242 34250 ±276 34290 ±320 34350 ±386								
V <sub>(BO)</sub> Impulse breakover voltage 2/10 wave shape, I <sub>PP</sub> = ±1000 A, R <sub>S</sub> = 2.5 Ω, '4165								
V(BO) voltage (see Note 3) '4180		Impulse breakover	$ 2/10 $ wave shape, $ _{DD} = \pm 1000 \text{ A}$ . $ _{C} = 2.5 \Omega$					
'4200	V <sub>(BO)</sub>	voltage						V
'4219 ±242		9-	,					
'4250 ±276								
'4290 ±320 ±386 ±386								
'4350 ±386								
(4395   ±434				'4395		±434		

NOTE 3: Dynamic voltage measurements should be made with an oscilloscope with limited band width (20 MHz) to avoid high frequency noise.

# **BOURNS®**

#### Electrical Characteristics, $T_A$ = 25 $^{\circ}$ C (Unless Otherwise Noted) (Continued)

	Parameter	Test Conditions		Min	Тур	Max	Unit
I <sub>(BO)</sub>	Breakover current	$dv/dt = \pm 250 \text{ V/ms},  \text{R}_{\text{SOURCE}} = 300 \ \Omega$				±600	mA
I <sub>H</sub>	Holding current	$I_T = \pm 5$ A, di/dt = +/-30 mA/ms	±20			mA	
dv/dt	Critical rate of rise of off-state voltage	Linear voltage ramp, Maximum ramp value < 0.85 V <sub>DF</sub>	inear voltage ramp, Maximum ramp value < 0.85 V <sub>DRM</sub>				kV/μs
I <sub>D</sub>	Off-state current	$V_D = \pm 50 \text{ V}$	T <sub>A</sub> = 85 °C			±10	μΑ
		$f = 1 \text{ MHz},  Vd = 1 \text{ V rms}, V_D = 0,$	'4070 thru '4115		195	235	
			'4125 thru '4219		120	145	
			'4250 thru '4395		105	125	
		$f = 1 \text{ MHz},  Vd = 1 \text{ V rms}, V_D = -1 \text{ V}$	'4070 thru '4115		180	215	
			'4125 thru '4219		110	132	
			'4250 thru '4395		95	115	
	O# state samesitance	$f = 1 \text{ MHz}$ , $Vd = 1 \text{ V rms}$ , $V_D = -2 \text{ V}$	'4070 thru '4115		165	200	r
C <sub>off</sub>	Off-state capacitance	_	'4125 thru '4219		100	120	pF
			'4250 thru '4395		90	105	
		$f = 1 \text{ MHz}, Vd = 1 \text{ V rms}, V_D = -50 \text{ V}$	'4070 thru '4115		85	100	
			'4125 thru '4219		50	60	
			'4250 thru '4395		42	50	
		f = 1 MHz, Vd = 1 V rms, V <sub>D</sub> = -100 V	'4125 thru '4219		40	50	
		(see Note 4)	'4250 thru '4395		35	40	

NOTE 4: To avoid possible voltage clipping, the '4125 is tested with  $V_D$  = -98 V

#### **Thermal Characteristics**

Parameter	Test Conditions	Min	Тур	Max	Unit
I Daix Juliculoti to tree all thermal resistance	EIA/JESD51-3 PCB, $I_T = I_{TSM(1000)}$ ; $T_A = 25$ °C, (see Note 5)			90	°C/W

NOTE 5: EIA/JESD51-2 environment and PCB has standard footprint dimensions connected with 5 A rated printed wiring track widths.

#### **Parameter Measurement Information**




Figure 1. Voltage-Current Characteristic for Terminals 1-2
All Measurements are Referenced to Terminal 2

#### **Typical Characteristics**


# OFF-STATE CURRENT

UNCTION TEMPERATURE

TC4JAG

# Figure 2. ON-STATE CURRENT vs

T, - Junction Temperature - °C



#### Figure 4.

#### NORMALIZED BREAKOVER VOLTAGE




Figure 3.

### NORMALIZED HOLDING CURRENT





Figure 5.

#### **Typical Characteristics**


Capacitance Normalized to  $V_D = 0$ 

0.5



#### **DIFFERENTIAL OFF-STATE CAPACITANCE**

RATED REPETITIVE PEAK OFF-STATE VOLTAGE



#### Figure 6.

5

10

V<sub>D</sub> - Off-state Voltage - V

20 30


50

Figure 7.

#### **NORMALIZED CAPACITANCE ASYMMETRY**

#### **OFF-STATE VOLTAGE**


100150



## BOURNS®

#### **Rating and Thermal Information**

#### NON-REPETITIVE PEAK ON-STATE CURRENT



# VS MINIMUM AMBIENT TEMPERATURE TIAJADC '4125 THRU '4070 THRU

**V**<sub>DRM</sub> **DERATING FACTOR** 

1.00

0.99

0.98

0.97

0.96

0.95

0.94

0.93

'4115

4250

THRU '4395

-40 -35 -30 -25 -20 -15 -10 -5 0

**Derating Factor** 

 $T_{\text{AMIN}}$  - Minimum Ambient Temperature -  $^{\circ}\text{C}$  Figure 10.

5 10 15 20 25

#### **APPLICATIONS INFORMATION**


#### Y Configuration Design

This protection configuration has three modes of protection. The RING to TIP terminal pair protection is given by the series combination of protectors Th1a and Th1b, see Figure 11. The terminal pair protection voltage will be the sum of the  $V_{(BO)}$ , breakover voltage, of Th1a and the  $V_{(BO)}$  of Th1b. Protectors Th1a and Th1b are the same device type and the terminal pair protection voltage will be 2  $V_{(BO)1}$ . For a terminal pair protection voltage of  $\pm 400$  V, Th1a and Th1b would have  $V_{(BO)1} = \pm 400/2 = \pm 200$  V.

Similarly for the other terminal pairs, RING to GROUND protection is given by the series combination of Th1b and Th2 and the terminal pair protection voltage is  $V_{(BO)1} + V_{(BO)2}$ . TIP to GROUND protection voltage will also be  $V_{(BO)1} + V_{(BO)2}$ .

The maximum terminal pair voltage before clipping might occur is the sum of the protector  $V_{DRM}$ , off-state voltages, see Figure 12. For RING to TIP this will be 2  $V_{DRM1}$ . The ±200 V  $V_{(BO)1}$  protectors of the previous example have a  $V_{DRM}$  of ±155 V, giving a maximum non-clipping signal voltage of ±310 V. For RING to GROUND and TIP to GROUND terminal pairs, the maximum non-clipping signal voltage will be  $V_{DRM1} + V_{DRM2}$ .

Under longitudinal surge conditions, when the prospective currents of the line conductors,  $I_{RING}$  and  $I_{TIP}$ , are equal, Th2, the ground return protector, carries the sum of the Th1a and Th1b currents, see Figure 13. The current rating of Th2 must be twice that of Th1a and Th1b.




#### **GR-1089-CORE Designs**

The main impulse waveforms of the standard are 500 A, 2/10 and 100 A, 10/1000. Assuming fuse current limiters, F1a and F1b, a suitable Th1a and Th1b protector for these conductor currents is the TISP4xxxH3BJ series of devices. The ground return protector, Th2, must be rated for at least 1000 A,2/10 and 200 A, 10/1000. A suitable Th2 protector for these ground currents is the TISP4xxxJ1BJ series of devices. This arrangement is shown in Figure 14 and the following table lists all the catalogue device combinations.

RING to TI	P Voltages	RING to GROUND, TIP to GROUND Voltages		GR-1089-CORE Y Configuration Parts and Part Voltage			tages
V <sub>DRM</sub> V	V <sub>(BO)</sub> V	V <sub>DRM</sub> V	V <sub>(BO)</sub>	Th1a, Th1b Part#	Th2 Part#	V <sub>DRM</sub> V	V <sub>(BO)</sub>
±116	±140	±116	±140	TISP4070H3BJ	TISP4070J1BJ	±58	±70
±130	±160	±130	±160	TISP4080H3BJ	TISP4080J1BJ	±65	±80
±150	±190	±150	±190	TISP4095H3BJ	TISP4095J1BJ	±75	±95
±180	±230	±180	±230	TISP4115H3BJ	TISP4115J1BJ	±90	±115
±200	±250	±200	±250	TISP4125H3BJ	TISP4125J1BJ	±100	±125
±240	±290	±240	±290	TISP4145H3BJ	TISP4145J1BJ	±120	±145
±270	±330	±270	±330	TISP4165H3BJ	TISP4165J1BJ	±135	±165
±290	±360	±290	±360	TISP4180H3BJ	TISP4180J1BJ	±145	±180
±310	±400	±310	±400	TISP4200H3BJ	TISP4200J1BJ	±155	±200
±360	±438	±360	±438	TISP4219H3BJ	TISP4219J1BJ	±180	±219

#### **GR-1089-CORE Designs (Continued)**

RING to T	IP Voltages	RING to G	,	GR-1089-CORE Y Configuration Parts and Part Voltages			tages
V <sub>DRM</sub> V	V <sub>(BO)</sub> V	V <sub>DRM</sub> V	V <sub>(BO)</sub>	Th1a, Th1b Part#	Th2 Part#	V <sub>DRM</sub> V	V <sub>(BO)</sub> V
±380	±500	±380	±500	TISP4250H3BJ	TISP4250J1BJ	±190	±250
±440	±580	±440	±580	TISP4290H3BJ	TISP4290J1BJ	±220	±290
±550	±700	±550	±700	TISP4350H3BJ	TISP4350J1BJ	±275	±350
±640	±790	±640	±790	TISP4395H3BJ	TISP4395J1BJ	±320	±395






Figure 14. GR-1089-CORE Design

Figure 15. Coordinated ITU-T K Recommendation Design

#### ITU-T K.20, K.45 and K.21 Designs

The main impulse voltage wave shape of these recommendations is 10/700. The current wave shape is loading dependent, but it is 5/310 into a short circuit. To coordinate with a  $\pm 400$  V primary protector a minimum series resistance of  $6.5~\Omega$  is required ("The New ITU-T Telecommunication Equipment Resistibility Recommendations", Compliance Engineering Magazine, January-February 2002). The coordination resistance limits the peak non-truncated current to  $\pm 400/6.5 = 62$  A. A suitable Th1a and Th1b protector for these conductor currents is the TISP3xxxT3BJ series of devices, which combine Th1a and Th1b in a single SMB3 package. The ground return protector, Th2, must be rated for at least 124 A of a 5/310 waveshape. Suitable Th2 protectors for these ground currents are the TISP4xxxH3BJ or TISP4xxxJ1BJ series of devices. The arrangement is shown in Figure 15 and the following table lists all the catalogue device combinations. Using the SMB3 packaged TISP3xxxT3BJ saves one third of the PCB placement area compared to solution using three single protector SMB packaged devices.


RING to TI	P Voltages	RING to GROUND, TIP to GROUND Voltages		ITU-T Y Configuration Parts and Part Voltages R1a = R1b = 6.5 $\Omega$			<b>3</b>
V <sub>DRM</sub>	V <sub>(BO)</sub>	V <sub>DRM</sub>	V <sub>(BO)</sub>	Th1a + Th1b	Th2	V <sub>DRM</sub>	V <sub>(BO)</sub>
V	V	V	V	Part #	Part#	V	V
±116	±140	±116	±140	TISP3070T3BJ	TISP4070J1BJ	±58	±70
±130	±160	±130	±160	TISP3080T3BJ	TISP4080J1BJ	±65	±80
±150	±190	±150	±190	TISP3095T3BJ	TISP4095J1BJ	±75	±95
±180	±230	±180	±230	TISP3115T3BJ	TISP4115J1BJ	±90	±115
±200	±250	±200	±250	TISP3125T3BJ	TISP4125J1BJ	±100	±125
±240	±290	±240	±290	TISP3145T3BJ	TISP4145J1BJ	±120	±145
±270	±330	±270	±330	TISP3165T3BJ	TISP4165J1BJ	±135	±165
±290	±360	±290	±360	TISP3180T3BJ	TISP4180J1BJ	±145	±180
±310	±400	±310	±400	TISP3200T3BJ	TISP4200J1BJ	±155	±200
±360	±438	±360	±438	TISP3219T3BJ	TISP4219J1BJ	±180	±219
±380	±500	±380	±500	TISP3250T3BJ	TISP4250J1BJ	±190	±250
±440	±580	±440	±580	TISP3290T3BJ	TISP4290J1BJ	±220	±290

RING to TIP Voltages		RING to GROUND, TIP to GROUND Voltages		ITU-T Y Configuration Parts and Part Voltages ${\bf R1a=R1b=6.5}~\Omega$			
V <sub>DRM</sub> V	V <sub>(BO)</sub>	V <sub>DRM</sub> V	V <sub>(BO)</sub> V	Th1a + Th1b Part#	Th2 Part#	V <sub>DRM</sub> V	V <sub>(BO)</sub>
±550	±700	±550	±700	TISP3350T3BJ	TISP4350J1BJ	±275	±350
±640	±790	±640	±790	TISP3395T3BJ	TISP4395J1BJ	±320	±395

#### **Asymmetrical Designs**

These designs are for special needs, where the RING to TIP protection voltage must be different to the RING to GROUND and TIP to GROUND voltages. ADSL modem interfaces often have a need for asymmetric voltage limiting, see Figure 16. Here, the RING to TIP voltage limitation is given by the d.c. blocking capacitor, C1, and the RING to GROUND and TIP to GROUND limitation is insulation breakdown. Often the breakdown limit is set by the spacing of the PW (Printed Wiring) tracks. Figure 17 shows a solution. Using two  $\pm 165$  V V<sub>(BO)</sub> parts for Th1a and Th1b, the RING to TIP voltage is limited to  $\pm 330$  V. Using a higher voltage  $\pm 350$  V V<sub>(BO)</sub> part for Th2 limits the insulation stress to  $\pm 515$  V. Figure 17 and its following table is for a GR-1089-CORE compliant design.

RING to TIP Voltages		RING to GROUND, TIP to GROUND Voltages		GR-1089-CORE Y Configuration Parts and Part Voltages						
V <sub>DRM</sub>	V <sub>(BO)</sub>	V <sub>DRM</sub>	V <sub>(BO)</sub>	Th1a,	Th1a, Th1b			Th2		
V	V (BO)	V	V (BO)	Part#	V <sub>DRM</sub> V	V <sub>(BO)</sub> V	Part#	V <sub>DRM</sub> V	V <sub>(BO)</sub>	
±270	±330	±410	±515	TISP4165H3BJ	±135	±165	TISP4350J1BJ	±275	±350	






Figure 16. ADSL Modem Interface Voltage Limitations


Figure 17. Asymmetrical Design for US ADSL Modems

An ITU-T compliant design would probably require the replacement of the fuses by coordination resistors. With a ±410 V off-state voltage, this may seem unnecessary as modern primary protectors will switch at lower voltages and automatically coordinate. On a perfect longitudinal waveform this is true. However, the ITU-T also applies a transverse (metallic) test as well, to simulate non-simultaneous switching of the primary protection. In this case, one conductor is grounded, which places the RING to TIP protection in parallel with the unswitched primary protector. The ±270 V off-state voltage is likely to be lower than the primary switching voltage and there isn't coordination. Under GR-1089-CORE conditions with non-simultaneous switching, the 100 A 10/1000 current, which should have gone through the unswitched primary protector, is diverted through the top arms of the Y into the switched primary, causing a 200 A current flow in that primary protector.



#### **MECHANICAL DATA**

#### **Recommended Printed Wiring Land Pattern Dimensions**



MDXX BID

#### **Device Symbolization Code**

Devices will be coded as below. As the device parameters are symmetrical, terminal 1 is not identified.

Device	Symbolization Code
TISP4070J1	4070J1
TISP4080J1	4080J1
TISP4095J1	4095J1
TISP4115J1	4115J1
TISP4125J1	4125J1
TISP4145J1	4145J1
TISP4165J1	4165J1
TISP4180J1	4180J1
TISP4200J1	4200J1
TISP4219J1	4219J1
TISP4250J1	4250J1
TISP4290J1	4290J1
TISP4350J1	4350J1
TISP4395J1	4395J1

#### **Carrier Information**

For production quantities, the carrier will be embossed tape reel pack. Evaluation quantities may be shipped in bulk pack or embossed tape.

Package	Carrier	Standard Quantity		
SMB	Embossed Tape Reel Pack	3000		

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Sidacs category:

Click to view products by Bourns manufacturer:

Other Similar products are found below:

NP1100SAT3G NP3100SBT3G P1201SCLRP P3800FNLTP K2402G TB2300L-13-F TB1500M-13-F P2300MEL K1500GRP

SEP0720Q38CB TB2600H-13-F TISP4030L1BJR-S T10B270 P1301DF-1E TB0900M-13-F P0304UALRP P4202ACL K1400G IXBOD1
16RD P4800MEL TISP4P035L1NR-S IXBOD1-30R TISP4011H1BJR-S P6002AAL K1V24-4060 TISP4180M3BJR-S G1VL22C-5103

G1VL24C-5103 TISP3072F3DR-S TISP4015H1BJR-S TISP4015L1AJR-S TISP4015L1BJR-S TISP4030H1BJR-S TISP4030L1AJR-S

TISP4040H1BJR-S TISP4040L1AJR-S TISP4040L1BJR-S TISP4070H3BJR-S TISP4070J3BJR-S TISP4070M3BJR-S TISP4080M3BJR-S

TISP4125H3BJR-S TISP4145H3BJR-S TISP4240H3BJR-S TISP4300M3BJR-S TISP5150H3BJR-S TISP4C220H3BJR-S TISP4395H3BJR-S TISP4145J1BJR-S TISP4145M3BJR-S