# Hermetically Sealed, Transistor Output Optocouplers <br> for Analog and Digital Applications 

Data Sheet

## Description

These units are single-, dual-, and quad-channel, hermetically sealed optocouplers. The products are capable of operation and storage over the full military temperature range and can be purchased as either Commercial product or with full MIL-PRF-38534 Class Level H or K testing or from the appropriate DLA Standard Microcircuit Drawing (SMD). All devices are manufactured and tested on a MIL-PRF-38534 certified line and Class H and K devices are included in the DLA Qualified Manufacturers List QML-38534 for Hybrid Microcircuits.

CAUTION It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

## Features

- Dual marked with device part number and DLA Standard Microcircuit Drawing (SMD)
- Manufactured and tested on a MIL-PRF-38534 Certified Line
- QML-38534, Class H and K
- Five hermetically sealed package configurations
- Performance guaranteed over full military temperature range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- High speed: $400 \mathrm{~kb} / \mathrm{s}$ typical
- $9-\mathrm{MHz}$ bandwidth
- Open collector output
- $\mathrm{V}_{\mathrm{CC}}$ ranges from 2 V to 18 V
- 1500 VDC withstand test voltage
- High radiation immunity
- 6N135, 6N136, HCPL-2530/2531 function compatibility
- Reliability data


## Applications

- Military and aerospace
- High reliability systems
- Vehicle command, control, life critical systems
- Line receiver
- Switching power supply
- Voltage level shifting
- Analog signal ground isolation (see Figures 7, 8, and 13)
- Isolated input line receiver
- Isolated output line driver
- Logic ground isolation
- Harsh industrial environments
- Isolation for test equipment systems

1. See the Selection Guide - Package Styles and Lead Configuration Options table for available extensions.

## Functional Diagram



Multiple channel devices available.

## Truth Table

(Positive Logic)

| Input | Output |
| :---: | :---: |
| On (H) | L |
| Off (L) | H |

NOTE The connection of a $0.1 \mu \mathrm{~F}$ bypass capacitor between $\mathrm{V}_{\mathrm{CC}}$ and GND is recommended.

Each channel contains a GaAsP light emitting diode that is optically coupled to an integrated photon detector. Separate connections for the photodiodes and output transistor collectors improve the speed up to one-hundred times that of a conventional phototransistor optocoupler by reducing the base-collector capacitance.

These devices are suitable for wide-bandwidth analog applications, as well as for interfacing TTL to LSTTL or CMOS. Current Transfer Ratio (CTR) is $9 \%$ minimum at $\mathrm{I}_{\mathrm{F}}=16 \mathrm{~mA}$. The $18 \mathrm{~V} \mathrm{~V}_{\text {CC }}$ capability enables the designer to interface any TTL family to CMOS. The availability of the base lead allows optimized gain/bandwidth adjustment in analog applications. The shallow depth of the IC photodiode provides better radiation immunity than conventional phototransistor couplers.

Package styles for these parts are 8- and 16-pin DIP through-hole (case outlines P and E, respectively), 16-pin DIP flat pack (case outline F), and leadless ceramic chip carrier (case outline 2). Devices may be purchased with a variety of lead bend and plating options, see the selection guide table for details. Standard Microcircuit Drawing (SMD) parts are available for each package and lead style.
Because the same functional die (emitters and detectors) are used for each channel of each device listed in this data sheet, absolute maximum ratings, recommended operating conditions, electrical specifications, and performance characteristics shown in the figures are identical for all parts. Occasional exceptions exist due to package variations and limitations and are as noted. Additionally, the same package assembly processes and materials are used in all devices. These similarities give justification for the use of data obtained from one part to represent other part's performance for die related reliability and certain limited radiation test results.

## Selection Guide - Package Styles and Lead Configuration Options

| Package | 16-Pin DIP | 8-Pin DIP | 8-Pin DIP | 16-Pin Flat Pack | 20-Pad LCCC |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Lead Style | Through Hole | Through Hole | Through Hole | Unformed Leads | Surface Mount |
| Channels | 2 | 1 | 2 | 4 | 2 |
| Common Channel Wiring | None | None | $\mathrm{V}_{\mathrm{CC}}$, GND | $\mathrm{V}_{\mathrm{CC}}$, GND | None |
| Part Number and Options |  |  |  |  |  |
| Commercial | 4N55 | HCPL-5500 | HCPL-5530 | HCPL-6550 | HCPL-6530 |
| MIL-PRF-38534, Class H | 4N55/883B | HCPL-5501 | HCPL-5531 | HCPL-6551 | HCPL-6531 |
| MIL-PRF-38534, Class K | HCPL-257K | HCPL-550K | HCPL-553K | HCPL-655K | HCPL-653K |
| Standard Lead Finish | Gold Plate ${ }^{\text {a }}$ | Gold Plate ${ }^{\text {a }}$ | Gold Plate ${ }^{\text {a }}$ | Gold Plate ${ }^{\text {a }}$ | Solder Pads ${ }^{\text {b }}$ |
| Solder Dipped ${ }^{\text {b }}$ | Option \#200 | Option \#200 | Option \#200 |  |  |
| Butt Joint/Gold Plate ${ }^{\text {a }}$ | Option \#100 | Option \#100 | Option \#100 |  |  |
| Gull Wing/Soldered ${ }^{\text {b }}$ | Option \#300 | Option \#300 | Option \#300 |  |  |
| Class H SMD Part Number |  |  |  |  |  |
| Prescript for all below | 5962- | 5962- | 5962- | 5962- | 5962- |
| Gold Plate ${ }^{\text {a }}$ | 8767901EC | 9085401HPC | 8767902PC | 8767904FC |  |
| Solder Dipped ${ }^{\text {b }}$ | 8767901EA | 9085401HPA | 8767902PA |  | 87679032A |
| Butt Joint/Gold Plate ${ }^{\text {a }}$ | 8767901UC | 9085401HYC | 8767902YC |  |  |
| Butt Joint/Soldered ${ }^{\text {b }}$ | 8767901UA | 9085401HYA | 8767902YA |  |  |
| Gull Wing/Soldered ${ }^{\text {b }}$ | 8767901TA | 9085401HXA | 8767902XA |  |  |
| Class K SMD Part Number |  |  |  |  |  |
| Prescript for all below | 5962- | 5962- | 5962- | 5962- | 5962- |
| Gold Plate ${ }^{\text {a }}$ | 8767905KEC | 9085401KPC | 8767906KPC | 8767908KFC |  |
| Solder Dipped ${ }^{\text {b }}$ | 8767905KEA | 9085401KPA | 8767906KPA |  | 8767907K2A |
| Butt Joint/Gold Plate ${ }^{\text {a }}$ | 8767905KUC | 9085401KYC | 8767906KYC |  |  |
| Butt Joint/Soldered ${ }^{\text {b }}$ | 8767905KUA | 9085401KYA | 8767906KYA |  |  |
| Gull Wing/Soldered ${ }^{\text {b }}$ | 8767905KTA | 9085401KXA | 8767906KXA |  |  |

a. Gold Plate lead finish: Maximum gold thickness of leads is $<100$ micro inches. Typical is 60 to 90 micro inches.
b. Solder lead finish: Sn63/Pb37.

## 8-Pin Ceramic DIP Single Channel Schematic



NOTE Base is pin 7.

## Functional Diagrams

| 16-Pin DIP | 8-Pin DIP | 8-Pin DIP | 16-Pin Flat Pack | 20-Pad LCCC |
| :---: | :---: | :---: | :---: | :---: |
| Through Hole | Through Hole | Through Hole | Unformed Leads | Surface Mount |
| 2 Channels | 1 Channel | 2 Channels | 4 Channels | 2 Channels |
|  |  |  |  |  |

NOTE 8-pin DIP and flat pack devices have common $\mathrm{V}_{\mathrm{CC}}$ and ground. 16-pin DIP and LCCC (leadless ceramic chip carrier) packages have isolated channels with separate $\mathrm{V}_{\mathrm{CC}}$ and ground connections. All diagrams are top view.

## Leaded Device Marking



## Leadless Device Marking


[1] QML PARTS ONLY

## Outline Drawings

## 16-Pin DIP, Through Hole, 2 Channels



NOTE: DIMENSIONS IN MILLIMETERS (INCHES).

## 8-Pin DIP, Through Hole, 1 and 2 Channels



NOTE: DIMENSIONS IN MILLIMETERS (INCHES).

## 16-Pin Flat Pack, 4 Channels



NOTE: DIMENSIONS IN MILLIMETERS (INCHES).

## 20-Terminal LCCC, Surface Mount, 2 Channels



NOTE: DIMENSIONS IN MILLIMETERS (INCHES).
SOLDER THICKNESS 0.127 (0.005) MAX.

## Hermetic Optocoupler Options

Option

## Absolute Maximum Ratings

No derating required up to $+125^{\circ} \mathrm{C}$.

| Parameter | Symbol | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Storage Temperature Range | $\mathrm{T}_{\mathrm{S}}$ | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature | $\mathrm{T}_{\mathrm{J}}$ | - | 175 | ${ }^{\circ} \mathrm{C}$ |
| Case Temperature | $\mathrm{T}_{\mathrm{C}}$ | - | 170 | ${ }^{\circ} \mathrm{C}$ |
| Lead Solder Temperature |  | - | 260 for 10 sec | ${ }^{\circ} \mathrm{C}$ |
| Average Input Forward Current | $\mathrm{I}_{\mathrm{F}} \mathrm{AVG}$ | - | 20 | mA |
| Peak Forward Input Current (each channel, 1 ms duration) | $\mathrm{I}_{\text {FPK }}$ | - | 40 | mA |
| Reverse Input Voltage | $\mathrm{BV}_{\mathrm{R}}$ |  | See Electrical Characteristics. |  |
| Average Output Current (each channel) | $\mathrm{I}_{\mathrm{O}}$ | - | 8 | mA |
| Peak Output Current (each channel) | $\mathrm{I}_{\mathrm{O}}$ | - | 16 | mA |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.5 | +20 | V |
| Output Voltage | $\mathrm{V}_{\mathrm{O}}$ | -0.5 | +20 | V |
| Input Power Dissipation (each channel) | - | - | 36 | mW |
| Output Power Dissipation (each channel) | - | - | 50 | mW |
| Package Power Dissipation (each channel) | $\mathrm{P}_{\mathrm{D}}$ | - | mW |  |

## Single-Channel 8-Pin, Dual-Channel 16-Pin, and LCCC Only

| Parameter | Symbol | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Emitter Base Reverse Voltage | $\mathrm{V}_{\text {EBO }}$ | - | 3 | V |
| Base Current (each channel) | $\mathrm{I}_{\mathrm{B}}$ | - | 5 | mA |

## ESD Classification

(MIL-STD-883, Method 3015)

| 4N55, 4N55/883B, HCPL-257K, HCPL-5500/01/0K, and HCPL-6530/31/3K | $\mathbf{\Delta}$, Class 1 |
| :--- | :--- |
| HCPL-5530/31/3K, HCPL-6550/51/5K | $\bullet$, Class 3 |

## Recommended Operating Conditions

| Parameter | Symbol | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Input Current, Low Level | $\mathrm{I}_{\mathrm{FL}}$ | - | 250 | $\mu \mathrm{~A}$ |
| Input Current, High Level | $\mathrm{I}_{\mathrm{FH}}$ | 12 | 20 | mA |
| Supply Voltage, Output | $\mathrm{V}_{\mathrm{CC}}$ | 2 | 18 | V |

## Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise specified.

| Parameter |  | Symbol | Group $\mathrm{A}^{\mathrm{a}}$ <br> Subgroup | Test Conditions | Limits |  |  | Unit | Fig. | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  | Typ. ${ }^{\text {b }}$ | Max. |  |  |  |
| Current Transfer Ratio |  |  | CTR | 1,2,3 | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=16 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \end{aligned}$ | 9 | 20 |  | \% | 2,3 | c, d |
| Logic High Output Current |  | $\mathrm{I}_{\mathrm{OH}}$ | 1,2,3 | $\begin{aligned} & \mathrm{I}_{\mathrm{F}}=0, \\ & \mathrm{I}_{\mathrm{F}} \text { (other channels) }=20 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V} \end{aligned}$ | - | 5 | 100 | $\mu \mathrm{A}$ | 4 | c |
| Output Leakage Current |  | ${ }^{\text {OLeak }}$ | 1,2,3 | $\begin{aligned} & \mathrm{I}_{\mathrm{F}}=250 \mu \mathrm{~A}, \\ & \mathrm{I}_{\mathrm{F}} \text { (other channels) }=20 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V} \end{aligned}$ | - | 30 | 250 | $\mu \mathrm{A}$ | 4 | c |
| Input-Output Insulation Leakage Current |  | $\mathrm{I}_{1-\mathrm{O}}$ | 1 | $\begin{aligned} & \mathrm{V}_{\mathrm{IIO}}=1500 \mathrm{VdC} \\ & \mathrm{RH} \leq 65 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{t}=5 \mathrm{~s} \end{aligned}$ | - | - | 1.0 | $\mu \mathrm{A}$ | - | e, f |
| Input Forward Voltage |  | $V_{F}$ | 1,2,3 | $\mathrm{I}_{\mathrm{F}}=20 \mathrm{~mA}$ | - | 1.55 | 1.8 | V | 1 | c, 9 |
|  |  | 1.9 |  |  |  |  | c, h |  |  |  |
| Reverse Breakdown Voltage |  |  | $\mathrm{BV}_{\mathrm{R}}$ | 1,2,3 | $\mathrm{I}_{\mathrm{R}}=10 \mu \mathrm{~A}$ | 5 | - |  | V | - | c, 9 |
|  |  | 3 |  |  |  | - |  |  | $\mathrm{c}, \mathrm{h}$ |  |
| Logic High Supply Current | Single Channel | ${ }^{\text {CCH }}$ | 1,2,3 | $\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=0 \mathrm{~mA}$ | - | 0.1 | 10 | $\mu \mathrm{A}$ |  | - | c |
|  | Dual Channel |  |  | $\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=0 \mathrm{~mA}$ <br> (all channels) |  | 0.2 | 20 | $\mu \mathrm{A}$ | - | c, i |
|  | Quad Channel |  |  | $\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=0 \mathrm{~mA}$ <br> (all channels) |  | 0.4 | 40 | $\mu \mathrm{A}$ | - | c |
| Logic Low Supply Current | Single Channel | $\mathrm{I}_{\text {CCL }}$ | 1,2,3 | $\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=20 \mathrm{~mA}$ | - | 35 | 200 | $\mu \mathrm{A}$ | - | c |
|  | Dual Channel |  |  | $\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V}, \mathrm{I}_{\mathrm{F} 1}=\mathrm{I}_{\mathrm{F} 2}=20 \mathrm{~mA}$ |  | 70 | 400 | $\mu \mathrm{A}$ | - | c, i |
|  | Quad Channel |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{F} 1}=\mathrm{I}_{\mathrm{F} 2}=\mathrm{I}_{\mathrm{F} 3}=\mathrm{I}_{\mathrm{F} 4}=20 \mathrm{~mA} \end{aligned}$ |  | 140 | 800 | $\mu \mathrm{A}$ | - | c |
| Propagation Delay Time to Logic High at Output |  | $\mathrm{t}_{\text {PLH }}$ | 9, 10, 11 | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=8.2 \mathrm{k} \Omega, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{I}_{\mathrm{F}}=16 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \end{aligned}$ | - | 1.0 | 6.0 | $\mu \mathrm{s}$ | 6,9 | c, j |
| Propagation Delay Time to Logic Low at Output |  | ${ }^{\text {t }}$ PHL |  |  | - | 0.4 | 2.0 |  |  |  |

a. Commercial parts receive $100 \%$ testing at $25^{\circ} \mathrm{C}$ (Subgroups 1 and 9). SMD and 883 B parts receive $100 \%$ testing at $+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$, and $-55^{\circ} \mathrm{C}$ (Subgroups 1 and 9, 2 and 10, 3 and 11, respectively).
b. All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
c. Each channel of a multi-channel device.
d. Current Transfer Ratio is defined as the ratio of output collector current, $\mathrm{I}_{\mathrm{O}}$, to the forward LED input current, IF, times $100 \%$. CTR is known to degrade slightly over the unit's lifetime as a function of input current, temperature, signal duty cycle, and system on time. In short, it is recommended that designers allow at least 20 to $25 \%$ guardband for CTR degradation.
e. All devices are considered two-terminal devices; measured between all input leads or terminals shorted together and all output leads or terminals shorted together.
f. This is a momentary withstand test, not an operating condition.
g. Required for 4N55, 4N55/883B, HCPL-257K, 5962-8767901, and 5962-8767905 types only.
h. Not required for 4N55, 4N55/883B, HCPL-257K, 5962-8767901, and 5962-8767905 types.
i. The 4N55, 4N55/883B, HCPL-257K, HCPL-6530, HCPL-6531, and HCPL-653K dual channel parts function as two independent single channel units. Use the single channel parameter limits. $\mathrm{I}_{\mathrm{F}}=0 \mathrm{~mA}$ for channel under test and $\mathrm{I}_{\mathrm{F}}=20 \mathrm{~mA}$ for other channels.
j. $\quad t_{\text {PHL }}$ propagation delay is measured from the $50 \%$ point on the leading edge of the input pulse to the 1.5 V point on the leading edge of the output pulse. The $t_{\text {PLH }}$ propagation delay is measured from the $50 \%$ point on the trailing edge of the input pulse to the 1.5 V point on the trailing edge of the output pulse.

## Typical Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.

| Parameter | Sym. | Test Conditions | Typ. | Unit | Fig. | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ | $\mathrm{V}_{\mathrm{F}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ | 60 | pF | - | a |
| Input Diode Temperature Coefficient | $\Delta \mathrm{V}_{\mathrm{F}} / \Delta \mathrm{T}_{\mathrm{A}}$ | $\mathrm{I}_{\mathrm{F}}=20 \mathrm{~mA}$ | -1.5 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | - | a |
| Resistance (Input-Output) | $\mathrm{R}_{1-\mathrm{O}}$ | $\mathrm{V}_{\text {I-O }}=500 \mathrm{~V}$ | $10^{12}$ | $\Omega$ | - | b |
| Capacitance (Input-Output) | $\mathrm{Cl}_{1-\mathrm{O}}$ | $\mathrm{f}=1 \mathrm{MHz}$ | 1.0 | pF | - | a, c |
| Transistor DC Current Gain | $\mathrm{h}_{\text {FE }}$ | $\mathrm{V}_{\mathrm{O}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=3 \mathrm{~mA}$ | 250 | - | - | a |
| Small Signal Current Transfer Ratio | $\Delta \mathrm{I}_{\mathrm{O}} / \Delta \mathrm{I}_{\mathrm{F}}$ | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V}$ | 21 | \% | 7 | a |
| Common Mode Transient Immunity at Logic High Level Output | $\left\|\mathrm{CM}_{\mathrm{H}}\right\|$ | $\begin{aligned} & \mathrm{I}_{\mathrm{F}}=0 \mathrm{~mA}, \mathrm{R}_{\mathrm{L}}=8.2 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{O}}(\mathrm{~min} .)=2.0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CM}}=10 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \end{aligned}$ | 1000 | V/ $\mu \mathrm{s}$ | 10 | a, d |
| Common Mode Transient Immunity at Logic Low Level Output | $\left\|\mathrm{CM}_{\mathrm{L}}\right\|$ | $\begin{aligned} & \mathrm{I}_{\mathrm{F}}=16 \mathrm{~mA}, \mathrm{R}_{\mathrm{L}}=8.2 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{O}}(\text { max. })=0.8 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CM}}=10 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \end{aligned}$ | -1000 | V/ $\mu \mathrm{s}$ | 10 | a, d |
| Bandwidth | BW |  | 9 | MHz | 8 | e |

a. Each channel of a multi-channel device.
b. All devices are considered two-terminal devices; measured between all input leads or terminals shorted together and all output leads or terminals shorted together.
c. Measured between each input pair shorted together and all output connections for that channel shorted together.
d. CML is the maximum rate of rise of the common mode voltage that can be sustained with the output voltage in the logic low state $\left(\mathrm{V}_{\mathrm{O}}<0.8 \mathrm{~V}\right)$. CMH is the maximum rate of fall of the common mode voltage that can be sustained with the output voltage in the logic high state $\left(\mathrm{V}_{\mathrm{O}}>2.0 \mathrm{~V}\right)$.
e. Bandwidth is the frequency at which the ac output voltage is 3 dB below the low frequency asymptote. For the HCPL-553x the typical bandwidth is 2 MHz .

## Multi-Channel Product Only

| Parameter | Symbol | Test Conditions | Typ. | Note |  |
| :--- | :---: | :--- | :---: | :---: | :---: |
| Input-Input Insulation Leakage Current | $\mathrm{I}_{\mathrm{I}-\mathrm{I}}$ | Relative Humidity $\leq 65 \%$ <br> $\mathrm{~V}_{\mathrm{I}-\mathrm{I}}=500 \mathrm{~V}, \mathrm{t}=5 \mathrm{~s}$ | 1 | pA |  |
| Resistance (Input-Input) | $\mathrm{R}_{\mathrm{I}-\mathrm{I}}$ | $\mathrm{V}_{\mathrm{I}-\mathrm{I}}=500 \mathrm{~V}$ | b |  |  |
| Capacitance (Input-Input) | $\mathrm{C}_{\mathrm{I}-\mathrm{I}}$ | $\mathrm{f}=1 \mathrm{MHz}$ | $10^{12}$ | $\Omega$ | a |

a. Measured between adjacent input pairs shorted together for each multichannel device.
b. This is a momentary withstand test, not an operating condition.

Figure 1 Input Diode Forward Current vs. Forward Voltage


Figure 3 Normalized Current Transfer Ratio vs. Input Diode Forward Current


Figure 5 Logic Low Supply Current vs. Input Diode Forward Current


Figure 2 DC and Pulsed Transfer Characteristic


Figure 4 Logic High Output Current vs. Temperature


Figure 6 Propagation Delay vs. Temperature


Figure 7 Normalized Small Signal Current Transfer Ratio vs. Quiescent Input Current


Figure 8 Frequency Response



## Figure 9 Switching Test Circuit


$10 \%$ DUTY CYCLE
$1 / \mathrm{f}<100 \mu \mathrm{~s}$
NOTES:

* ${ }^{\text {L }}$ INCLUDES PROBE AND STRAY WIRING CAPACITANCE.
base lead not connected.

Figure 10 Test Circuit for Transient Immunity and Typical

## Waveforms


note: base lead not connected.
Figure 11 Recommended Logic Interface.




Switch at A: If =0 mA


| Logic Family | LSTTL | CMOS |  |
| :--- | :---: | :---: | :---: |
| Device \# | 54 LS 14 | CD 40106 BM |  |
| $\mathrm{V}_{\mathrm{CC}}$ | 5 V | 5 V | 15 V |
| $\mathrm{R}_{\mathrm{L}} 5 \%$ Tolerance | $18 \mathrm{k} \Omega^{\mathrm{a}}$ | $8.2 \mathrm{k} \Omega$ | $22 \mathrm{k} \Omega$ |

[^0]Figure 12 Operating Circuit for Burn-In and Steady State Life Tests (All Channels Tested Simultaneously)


NOTE: BASE LEAD NOT CONNECTED.
$\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$

Figure 13 Isolation Amplifier Application Circuit


## Description

The schematic uses a dual-channel, high-speed optocoupler (HCPL-553x) to function as a servo type DC isolation amplifier. This circuit operates on the principle that two optocouplers will track each other if their gain changes by the same amount over a specific operating region.

## Performance of Circuit

- $1 \%$ linearity for 10 V peak-to-peak dynamic range
- Gain drift: $-0.03 \% /{ }^{\circ} \mathrm{C}$
- Offset Drift: $\pm 1 \mathrm{mV} /{ }^{\circ} \mathrm{C}$
- 25 kHz bandwidth (limited by Op-Amps U1, U2)

For product information and a complete list of distributors, please go to our web site: www.broadcom.com.

Broadcom, the pulse logo, Connecting everything, Avago Technologies, Avago, and the A logo are among the trademarks of Broadcom in the United States, certain other countries and/or the EU.

Copyright © 2012-2017 Broadcom. All Rights Reserved.
The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries. For more information, please visit www.broadcom.com.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design.

Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for High Speed Optocouplers category:
Click to view products by Broadcom manufacturer:

Other Similar products are found below :
6N136F HCPL-2201-300 HCPL-263L\#500 JAN4N24 610737H TLP2962F(F) TLP2531(TP1,F) TLP2361 TLP2108(F) PS9817A-1-F3-AX PS9821-2-F3-AX TLP2766A(E ACPL-K43T-500E TLP5771H(TP,E TLP2304(E(O 054279X HCPL2631SD HCPL-2730-500E HCPL-3180-500 TLP109(E(T TLP116A(E(T TLP118(TPL,E) TLP2309(E(T TLP2366(TPL,E TLP521-2XGB TLP621-2XGB JANTXV4N24U 8102802PC 5962-8767902XA 5962-8876801XA 5962-8957101PA SFH6318T 6N136-560E TIL198 TLP2309(TPL,E) TLP2355(TPL,E TLP2358(E) TLP2391(E(T TLP521-4GR TLP521-4XGB TLP621-4X TLP621XSM 5962-8876801PA IS281-4GB IS2805-4 IS181GR ICPL2630 ICPL2601 5962-8876801PC TLP2301


[^0]:    a. The equivalent output load resistance is affected by the LSTTL input current and is approximately $8.2 \mathrm{k} \Omega$. This is a worst case design that takes into account $25 \%$ degradation of CTR.

