## Data Sheet

## Description

The HCPL-3140/HCPL-0314 family of devices consists of a GaAsP LED optically coupled to an integrated circuit with a power output stage. These optocouplers are ideally suited for driving power IGBTs and MOSFETs used in motor control inverter applications. The high operating voltage range of the output stage provides the drive voltages required by gate controlled devices. The voltage and current supplied by this optocoupler makes it ideally suited for directly driving small or medium power IGBTs. For IGBTs with higher ratings, the HCPL-3150 (0.5 A) or HCPL-3120 (2.0 A) opto-couplers can be used.

## Functional Diagram



Truth Table

| LED | $V_{0}$ |
| :--- | :--- |
| OFF | LOW |
| ON | HIGH |

A $0.1 \mu \mathrm{~F}$ bypass capacitor must be connected between pins $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{EE}}$.

## Features

- 0.4 A minimum peak output current
- High speed response: $0.7 \mu$ s maximum propagation delay over temperature range
- Ultra high CM R: minimum $25 \mathrm{kV} / \mu \mathrm{S}$ at $\mathrm{V}_{\mathrm{CM}}=1 \mathrm{kV}$
- Bootstrappable supply current: maximum 3 mA
- Wide operating temperature range: $-40^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$
- Wide V CC operating range: 10 V to 30 V over temp. range
- Available in DIP8 and S08 package
- Safety approvals: UL approval, 3750 V $_{\text {rms }}$ for 1 minute. CSA approval. IEC/EN/DIN EN 60747-5-2 approval $V_{\text {IORM }}=630 \mathrm{~V}_{\text {peak }}$ (HCPL-3140)


## Applications

- Isolated IGBT/Pow er M OSFET gate drive
- AC and brushless DC motor drives
- Inverters for home appliances
- Industrial inverters
- Switch M ode Pow er Supplies (SM PS)

[^0]
## Ordering Information

HCPL-3140 and HCPL-0314 are UL Recognized with 3750 Vrms for 1 minute per UL1577.

| Part <br> Number | Option |  | Package | Surface <br> M ount | Gull Wing | Tape \& Reel | IEC/ EN/ DIN EN 60747-5-2 | Quantity |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RoHS <br> Compliant | Non RoHS Compliant |  |  |  |  |  |  |
| HCPL-3140 | -000E | No option | $\begin{aligned} & 300 \text { mil } \\ & \text { DIP-8 } \end{aligned}$ |  |  |  |  | 50 per tube |
|  | -300E | \#300 |  | X | X |  |  | 50 per tube |
|  | -500E | \#500 |  | X | X | X |  | 1000 per reel |
|  | -060E | \#060 |  |  |  |  | $X$ | 50 per tube |
|  | -360E | \#360 |  | X | X |  | X | 50 per tube |
|  | -560E | \#560 |  | X | X | X | X | 1000 per reel |
| HCPL-0314 | -000E | No option | S0-8 | X |  |  |  | 100 per tube |
|  | -500E | \#500 |  | X |  | X |  | 1500 per reel |
|  | -060E | \#060 |  | X |  |  | $X$ | 100 per tube |
|  | -560E | \#560 |  | X |  | X | X | 1500 per reel |

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.
Example 1:
HCPL-3140-560E to order product of 300 mil DIP Gull Wing Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-2 Safety Approval in RoHS compliant.
Example 2:
HCPL-3140 to order product of 300 mil DIP package in tube packaging and non RoHS compliant.
Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

Remarks: The notation '\#XXX' is used for existing products, while (new) products launched since $15^{\text {th }}$ July 2001 and RoHS compliant option will use '-XXXE'.

## Package Outline Draw ings

## HCPL-3140 Standard DIP Package


dimensions in milumeters and (inches).
*MARKING CODE LETTER FOR OPTION NUMBERS "V" = OPTION 060
OPTION NUMBERS 300 AND 500 NOT MARKED.
NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm ( 10 mils) MAX.

## HCPL-3140 Gull Wing Surface Mount Option 300 Outline Drawing



## HCPL-0314 S mall Outline S0-8 Package



## Solder Reflow Temperature Profile



Note: Non-halide flux should be used.
Recommended Pb-Free IR Profile


Notes:
THE TIME FROM $25^{\circ} \mathrm{C}$ to PEAK TEMPERATURE $=8$ MINUTES MAX.
$\mathrm{T}_{\text {smax }}=200^{\circ} \mathrm{C}, \mathrm{T}_{\text {smin }}=150^{\circ} \mathrm{C}$
Note: Non-halide flux should be used.

## Regulatory Information

The HCPL-3140/HCPL-0314 have been approved by the following organizations:

## IEC/EN/DIN EN 60747-5-2

Approved under:
IEC 60747-5-2:1997 + A1:2002
EN 60747-5-2:2001 + A1:2002
DIN EN 60747-5-2 (VDE 0884
Teil 2):2003-01
(Option 060 only)

## UL

Approval under UL 1577, component recognition program up to $\mathrm{V}_{\text {ISO }}=2500 \mathrm{~V}_{\text {rms. }}$. File E55361.

## CSA

Approval under CSA Component Acceptance Notice \#5, File CA 88324.

IEC/EN/DIN EN 60747-5-2 Insulation Characteristics (HCPL-3140 Option 060)

| Description | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: |
| ```Installation classification per DIN VDE 0110/1.89, Table 1 for rated mains voltage \(\leq 150 \mathrm{~V}_{\text {rms }}\) for rated mains voltage \(\leq 300 \mathrm{~V}_{\text {rms }}\) for rated mains voltage \(\leq 600 \mathrm{~V}_{\text {rms }}\)``` |  | $\begin{gathered} \text { I - IV } \\ \text { I - III } \\ \text { I-II } \end{gathered}$ |  |
| Climatic Classification |  | 55/100/21 |  |
| Pollution Degree (DIN VDE 0110/1.89) |  | 2 |  |
| M aximum W orking Insulation Voltage | VIORM | 630 | $V_{\text {peak }}$ |
| Input to Output Test Voltage, M ethod b* <br> $V_{\text {IORM }} \times 1.875=V_{\text {Pr, }} 100 \%$ Production Test with $\mathrm{t}_{\mathrm{m}}=1 \mathrm{sec}$, Partial discharge $<5 \mathrm{pC}$ | VPR | 1181 | $V_{\text {peak }}$ |
| Input to Output TestVoltage, M ethod a* <br> $V_{\text {IORM }} \times 1.5=V_{\text {PR }}$, Type and Sample Test, $\mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, <br> Partial discharge $<5 \mathrm{pC}$ | VPR | 945 | $V_{\text {peak }}$ |
| HighestAllowable Overvoltage <br> (Transient Overvoltage $\mathrm{t}_{\mathrm{ini}}=10 \mathrm{sec}$ ) | VIOTM | 6000 | $V_{\text {peak }}$ |
| Safety-limiting values - maximum values allowed in the event of a failure. <br> Case Temperature <br> InputCurrent** <br> OutputPow er** | $\begin{gathered} \mathrm{T}_{\mathrm{S}} \\ \mathrm{I}_{\mathrm{S}, \mathrm{NPUT}} \\ \mathrm{P}_{\mathrm{S}, \mathrm{OUTPUT}} \\ \hline \end{gathered}$ | $\begin{aligned} & 175 \\ & 230 \\ & 600 \\ & \hline \end{aligned}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ \mathrm{~mA} \\ \mathrm{~mW} \end{gathered}$ |
| Insulation Resistance at $\mathrm{T}_{\mathrm{S}}, \mathrm{V}_{10}=500 \mathrm{~V}$ | RS | >109 | $\Omega$ |

[^1]

Insulation and Safety Related Specifications

| Parameter | Symbol | HCPL-3140 | HCPL-0314 | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| M inimum External Air Gap (Clearance) | L(101) | 7.1 | 4.9 | mm | M easured from input terminals to output terminals, shortest distance through air. |
| M inimum External Tracking (Creepage) | L(102) | 7.4 | 4.8 | mm | $M$ easured from input terminals to output terminals, shortest distance path along body. |
| M inimum Internal Plastic Gap (Internal Clearance) |  | 0.08 | 0.08 | mm | Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector. |
| Tracking Resistance (Comparative Tracking Index) | CTI | >175 | >175 | V | DIN IEC 112/VDE 0303 Part 1 |
| Isolation Group |  | IIIa | IIIa |  | M aterial Group (DIN VDE 0110, 1/89, Table 1) |

Absolute Maximum Ratings

| Parameter | Symbol | Min. | Max. | Units | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Storage Temperature | TS | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |  |
| Operating Temperature | $\mathrm{T}_{\text {A }}$ | -40 | 100 | ${ }^{\circ} \mathrm{C}$ |  |
| Average InputCurrent | $\mathrm{I}_{\text {F(AVG) }}$ |  | 25 | mA | 1 |
| Peak Transient Input Current (<1 $\mu$ S pulse width, 300pps) |  |  | 1.0 | A |  |
| Reverse InputVoltage | $V_{R}$ |  | 5 | V |  |
| "High" Peak Output Current | $\mathrm{IOH}_{\text {(PEAK }}$ |  | 0.6 | A | 2 |
| "Low" Peak Output Current | IOL(PEAK) |  | 0.6 | A | 2 |
| Supply Voltage | $\mathrm{V}_{\text {CC }}-\mathrm{V}_{\text {EE }}$ | -0.5 | 35 | V |  |
| Output Voltage | $\mathrm{V}_{\text {O(PEAK) }}$ | -0.5 | VCC | V |  |
| Output Power Dissipation | Po |  | 250 | mW | 3 |
| InputPowerDissipation | $\mathrm{P}_{1}$ |  | 45 | mW | 4 |
| Lead Solder Temperature | $260^{\circ} \mathrm{C}$ for $10 \mathrm{sec} ., 1.6 \mathrm{~mm}$ below seating plane |  |  |  |  |
| Solder Reflow Temperature Profile | See Package Outline Draw ings section |  |  |  |  |

Recommended Operating Conditions

| Parameter | Symbol | Min. | Max. | Units | Note |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Power Supply | $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}$ | 10 | 30 | V |  |
| Input Current (ON) | $\mathrm{I}_{\mathrm{F}(0 \mathrm{~N})}$ | 8 | 12 | mA |  |
| Input Voltage (OFF) | $\mathrm{V}_{\mathrm{F}(O F F)}$ | -3.6 | 0.8 | V |  |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | 100 | ${ }^{\circ} \mathrm{C}$ |  |

Electrical Specifications (DC)
Over recommended operating conditions unless otherw ise specified.

| Parameter | Symbol | Min. | Typ. | Max. | Units | Test Conditions | Fig. | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High Level Output Current | IOH | 0.2 |  |  | A | V O $=\mathrm{V}_{\text {cc }}{ }^{-4}$ |  | 5 |
|  |  | 0.4 | 0.5 |  |  | $\mathrm{V}_{0}=\mathrm{V}_{\text {cc }}-10$ | 3 | 2 |
| Low Level Output Current | 10 L | 0.2 | 0.4 |  | A | $\mathrm{V}_{0}=\mathrm{V}_{\text {EE }}+2.5$ | 5 | 5 |
|  |  | 0.4 | 0.5 |  |  | $\mathrm{V}_{0}=\mathrm{V}_{\text {EE }}+10$ | 6 | 2 |
| High Level Output Voltage | $\mathrm{V}_{\text {OH }}$ | $\mathrm{Vcc}^{-4}$ | $\mathrm{V}_{\text {cc- }} 1.8$ |  | V | $10=-100 \mathrm{~mA}$ | 1 | 6,7 |
| Low Level Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ |  | 0.4 | 1 | V | $10=100 \mathrm{~mA}$ | 4 |  |
| High Level Supply Current | $\mathrm{I}_{\mathrm{CCH}}$ |  | 0.7 | 3 | mA | $10=0 \mathrm{~mA}$ | 7,8 | 14 |
| Low Level Supply Current | ICCL |  | 1.2 | 3 | mA | $10=0 \mathrm{~mA}$ |  |  |
| Threshold Input Current Low to High | $I_{\text {FLH }}$ |  |  | 7 | mA | $\begin{aligned} & 10=0 \mathrm{~mA}, \\ & \mathrm{~V} 0>5 \mathrm{~V} \end{aligned}$ | 9,15 |  |
| Threshold Input Voltage High to Low | $\mathrm{V}_{\text {FHL }}$ | 0.8 |  |  | V |  |  |  |
| Input Forward Voltage | $V_{F}$ | 1.2 | 1.5 | 1.8 | V | $\mathrm{I}_{\mathrm{F}}=10 \mathrm{~mA}$ | 16 |  |
| Temperature Coefficient of Input Forw ard Voltage | $\mathrm{DV}_{\mathrm{F} / \mathrm{DT}}$ A |  | -1.6 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  |  |  |
| Input Reverse Breakdown Voltage | $B V_{R}$ | 5 |  |  | V | $\mathrm{I}_{\mathrm{R}}=10 \mu \mathrm{~A}$ |  |  |
| Input Capacitance | $\mathrm{Cl}_{\text {IN }}$ |  | 60 |  | pF | $\begin{aligned} & \mathrm{f}=1 \mathrm{M} \mathrm{~Hz}, \\ & V_{\mathrm{F}}=0 \mathrm{~V} \end{aligned}$ |  |  |

## Switching Specific ations (AC)

Over recommended operating conditions unless otherw ise specified.

| Parameter | Symbol | Min. | Typ. | Max. | Units | Test Conditions | Fig. | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Time to High Output Level | tpLH | 0.1 | 0.2 | 0.7 | $\mu \mathrm{S}$ | $\begin{aligned} & \mathrm{Rg}=47 \Omega, \\ & \mathrm{Cg}=3 \mathrm{nF}, \\ & \mathrm{f}=10 \mathrm{kHz}, \\ & \text { Duty Cycle }= \\ & 50 \%, \\ & \mathrm{~F}_{\mathrm{F}}=8 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{CC}}=30 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \hline 10,11, \\ & 12,13, \\ & 14,17 \end{aligned}$ | 14 |
| Propagation Delay Time to Low Output Level | tphL | 0.1 | 0.3 | 0.7 | $\mu \mathrm{S}$ |  |  |  |
| Propagation Delay Difference Betw een Any <br> Two Parts or Channels | PDD | -0.5 |  | 0.5 | $\mu \mathrm{S}$ |  |  | 10 |
| Rise Time | $\mathrm{t}_{\mathrm{R}}$ |  | 50 |  | ns |  |  |  |
| Fall Time | $\mathrm{t}_{\mathrm{F}}$ |  | 50 |  | ns |  |  |  |
| Output High Level Common M ode Transient Immunity | $\mid \mathrm{CM} \mathrm{H}_{\mathrm{H}}$ | 25 | 35 |  | kV/ $/ \mathrm{s}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{CM}}=1 \mathrm{kV} \end{aligned}$ | 18 | 11 |
| Output Low Level Common M ode Transient Immunity | $\left\|\mathrm{CM}_{\mathrm{L}}\right\|$ | 25 | 35 |  | kV/ $/ \mathrm{s}$ |  | 18 | 12 |

## Package Characteristics

| Parameter | Symbol | Min. | Typ. | Max. | Units | Test <br> Conditions | Fig. | Note |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Input-Output M omentary <br> Withstand Voltage | $\mathrm{V}_{150}$ | 3750 |  |  | $\mathrm{~V}_{\text {rms }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, <br> $\mathrm{RH}<50 \%$ for | 8,9 |  |
| Input-Output Resistance |  | $\mathrm{R}_{1-0}$ |  | 1012 |  | $\Omega$ | $\mathrm{~V}_{1-0}=500 \mathrm{~V}$ | 9 |
| Input-Output Capacitance | $\mathrm{Cl} 1-0$ |  | 0.6 |  | pF | Freq $=1 \mathrm{MHz}$ |  |  |

## Notes:

1. Derate linearly above $70^{\circ} \mathrm{C}$ free air temperature at a rate of $0.3 \mathrm{~mA} /{ }^{\circ} \mathrm{C}$.
2. M aximum pulse width $=10 \mu \mathrm{~s}$, maximum duty cycle $=0.2 \%$. This value is intended to allow for component tolerances for designs with lo peak minimum $=0.4 \mathrm{~A}$. See Application section for additional details on limiting IoL peak.
3. Derate linearly above $85^{\circ} \mathrm{C}$, free air temperature at the rate of $4.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.
4. Input power dissipation does not require derating.
5. Maximum pulse width $=50 \mu \mathrm{~s}$, maximum duty cycle $=0.5 \%$.
6. In this test, $\mathrm{V}_{\mathrm{OH}}$ is measured with a DC load current. When driving capacitive load $\mathrm{V}_{\mathrm{OH}}$ will approach $\mathrm{V}_{\mathrm{CC}}$ as $I_{O H}$ approaches zero amps.
7. M aximum pulse width $=1 \mathrm{~ms}$, maximum duty cycle $=20 \%$.
8. In accordance with UL 1577 , each optocoupler is proof tested by applying an insulation test voltage $\geq 4500 \mathrm{~V}_{\text {rms }}$ for 1 second (leakage detection current limit $\mathrm{I}_{\mathrm{I}-0} \leq 5 \mu \mathrm{~A}$ ). This test is performed before $100 \%$ production test for partial discharge (method B) shown in the IEC/EN/DIN EN 60747-5-2 Insulation Characteristics Table, if applicable.
9. Device considered a two-terminal device: pins on input side shorted together and pins on output side shorted together.
10. PDD is the difference betw een tpHL and tpLH betw een any two parts or channels under the same test conditions.
11. Common mode transient immunity in the high state is the maximum tolerable $|\mathrm{dVcm} / \mathrm{dt\mid}|$ of the common mode pulse $\mathrm{V}_{\mathrm{CM}}$ to assure that the output will remain in the high state (i.e. $V_{0}>6.0 \mathrm{~V}$ ).
12. Common mode transient immunity in a low state is the maximum tolerable $\left|\mathrm{d} \mathrm{V}_{\mathrm{CM}} / \mathrm{dt}\right|$ of the common mode pulse, $\mathrm{V}_{\mathrm{CM}}$, to assure that the output will remain in a low state (i.e. Vo < 1.0 V ).
13. This load condition approximates the gate load of a $1200 \mathrm{~V} / 25$ A IGBT.
14. The power supply current increases when operating frequency and Qg of the driven IGBT increases.


Figure 1. $\mathrm{V}_{\mathrm{OH}}$ vs. temperature.


Figure 4. $V_{0 L}$ vs. temperature.


Figure 7. ICC vs. temperature.


Figure 2. $\mathrm{I}_{\mathrm{OH}}$ vs. temperature.


Figure 5. IOL vs. temperature.


Figure 8. Icc vs. VCC.


Figure 3. $\mathrm{V}_{\mathrm{OH}}$ vs. $\mathrm{IOH}_{\mathrm{OH}}$.


Figure 6. VoL vs. IOL.


Figure 9. $I_{\text {FLH }}$ vs. temperature.


Figure 10. Propagation delay vs. $\mathrm{V}_{\mathrm{CC}}$.


Figure 13. Propagation delay vs. Rg.


Figure 16. Input current vs. forw ard voltage.


Figure 11. Propagation delay vs. $\mathrm{I}_{\mathrm{F}}$.


Figure 14. Propagation delay vs. Cg .


Figure 12. Propagation delay vs. temperature.


Figure 15. Transfer characteristics.


Figure 17. Propagation delay test circuit and w aveforms.


Figure 18. CMR test circuit and waveforms.

Applications Information Eliminating Negative IGBT Gate Drive
To keep the IGBT firmly off, the HCPL-3140/HCPL-0314 has a very low maximum $\mathrm{V}_{\mathrm{OL}}$ specification of 1.0 V . Minimizing Rg and the lead inductance from the HCPL-3140/HCPL-0314 to the IGBT gate and emitter (possibly by mounting the

HCPL-3140/HCPL-0314 on a small PC board directly above the IGBT) can eliminate the need for negative IGBT gate drive in many applications as shown in Figure 19. Care should be taken with such a PC board design to avoid routing the IGBT collector or emitter traces close to the HCPL-3140/HCPL-0314 input as this can result in unwanted
coupling of transient signals into the input of HCPL-3140/ HCPL-0314 and degrade performance. (If the IGBT drain must be routed near the HCPL-3140/HCPL-0314 input, then the LED should be reverse biased when in the off state, to prevent the transient signals coupled from the IGBT drain from turning on the HCPL-3140/ HCPL-0314.)


Figure 19. Recommended LED drive and application circuit for HCPL-3140/HCPL-0314.

## Selecting the Gate Resistor (Rg)

Step 1: Calculate $\mathrm{R}_{\mathrm{g}}$ minimum from the Iol peak specification. The IGBT and Rg in Figure 19 can be analyzed as a simple RC circuit with a voltage supplied by the HCPL-3140/HCPL-0314.

$$
\begin{aligned}
\mathrm{Rg} & \geq \frac{\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OL}}}{\mathrm{I}_{\mathrm{OLPEAK}}} \\
& =\frac{24 \mathrm{~V}-5 \mathrm{~V}}{0.6 \mathrm{~A}} \\
& =32 \Omega
\end{aligned}
$$

The $V_{\text {OL }}$ value of 5 V in the previous equation is the $V_{\text {OL }}$ at the peak current of 0.6 A . (See Figure 6).

Step 2: Check the HCPL-3140/HCPL-0314 power dissipation and increase Rg if necessary. The HCPL-3140/HCPL-0314 total power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) is equal to the sum of the emitter power $\left(\mathrm{P}_{\mathrm{E}}\right)$ and the output power ( Po ).
$P_{T}=P_{E}+P_{O}$
$P_{E}=I_{F} \cdot V_{F} \cdot$ Duty Cycle
$\mathrm{P}_{\mathrm{O}}=\mathrm{P}_{\mathrm{O}(\mathrm{BIAS})}+\mathrm{P}_{\mathrm{O}(S W I T C H I N G)}=\mathrm{I}_{\mathrm{CC}} \cdot \mathrm{V}_{\mathrm{CC}}+\mathrm{E}_{\mathrm{SW}}(\mathrm{Rg}, \mathrm{Qg}) \bullet \mathrm{f}$
$=\left(I_{C C B I A S}+K_{I C C} \bullet Q g \bullet f\right) \bullet V_{C C}+E_{S W}(R g, Q g) \bullet f$
where $K_{\text {ICC }} \bullet Q g \bullet f$ is the increase in Icc due to switching and $K_{\text {Icc }}$ is a constant of $0.001 \mathrm{~mA} /(\mathrm{nC} * \mathrm{kHz})$. For the circuit in Figure 19 with $\mathrm{I}_{\mathrm{F}}$ (worst case) $=10 \mathrm{~mA}, \mathrm{Rg}=32 \Omega$, Max Duty Cycle $=80 \%$, $\mathrm{Qg}=100 \mathrm{nC}, \mathrm{f}=20 \mathrm{kHz}$ and $\mathrm{T}_{\mathrm{AMAX}}=85^{\circ} \mathrm{C}$ :
$P_{E}=10 \mathrm{~mA} \cdot 1.8 \mathrm{~V} \cdot 0.8=14 \mathrm{~mW}$
$\mathrm{P}_{\mathrm{O}}=(3 \mathrm{~mA}+(0.001 \mathrm{~mA} /(\mathrm{nC} \cdot \mathrm{kHz})) \cdot 20 \mathrm{kHz} \cdot 100 \mathrm{nC}) \cdot 24 \mathrm{~V}+$ $0.4 \mu \mathrm{~J} \cdot 20 \mathrm{kHz}=128 \mathrm{~mW}$
$<250 \mathrm{~mW}\left(\mathrm{PO}_{\mathrm{O}}(\mathrm{MAX}) @ 85^{\circ} \mathrm{C}\right)$
The value of 3 mA for $\mathrm{I}_{\mathrm{Cc}}$ in the previous equation is the max. I ICC over entire operating temperature range.

Since $\mathrm{P}_{\mathrm{O}}$ for this case is less than $\mathrm{P}_{\mathrm{O}(\operatorname{MAX})}, \mathrm{Rg}=32 \Omega$ is alright for the power dissipation.


Figure 20. Energy dissipated in the HCPL-0314 and for each IGBT sw itching cycle.

## LED Drive Circuit Considerations for Ultra High CM R Performance

Without a detector shield, the dominant cause of optocoupler CMR failure is capacitive coupling from the input side of the optocoupler, through the package, to the detector IC as shown in Figure 21. The HCPL-3140/HCPL-0314 improves CMR performance by using a detector IC with an optically transparent Faraday shield, which diverts the capacitively coupled current away from the sensitive IC circuitry. However, this shield does not eliminate the capacitive coupling between the LED and opto-coupler pins 5-8 as shown in Figure 22. This capacitive coupling causes perturbations in the LED current during common mode transients and becomes the major source of CMR failures for a shielded optocoupler. The main design objective of a high CMR LED drive circuit becomes keeping the LED in the proper state (on or off) during common mode transients. For example, the recommended application circuit (Figure 19), can achieve $10 \mathrm{kV} / \mu \mathrm{s}$ CMR while minimizing component complexity.

Techniques to keep the LED in the proper state are discussed in the next two sections.


Figure 21. Optocoupler input to output capacitance model for unshielded optoc ouplers.


Figure 22. Optoc oupler input to output capacitance model forshielded optoc ouplers.


Figure 23. Equivalent circuit for Figure 17 during common mode transient.


Figure 24. Not recommended open collector drive circuit.


Figure 25. Recommended LED drive circuit for ultra-high CM R IPM dead time and propagation delay specifications.

CMR with the LED On (CM $\mathrm{R}_{\mathrm{H}}$ )
A high CMR LED drive circuit must keep the LED on during common mode transients. This is achieved by overdriving the LED current beyond the input threshold so that it is not pulled below the threshold during a transient. A minimum LED current of 8 mA provides adequate margin over the maximum $\mathrm{I}_{\mathrm{FLH}}$ of 5 mA to achieve $10 \mathrm{kV} / \mu \mathrm{s}$ CMR.

## CMR with the LED Off (CMRL)

A high CMR LED drive circuit must keep the LED off $\left(\mathrm{V}_{\mathrm{F}} \leq \mathrm{V}_{\mathrm{F}(\mathrm{OFF})}\right)$ during common mode transients. For example, during a $-\mathrm{dV}_{\mathrm{CM}} / \mathrm{dt}$ transient in Figure 23, the current flowing through $\mathrm{C}_{\text {LEDP }}$ also flows through the $\mathrm{R}_{\text {SAT }}$ and $\mathrm{V}_{\text {SAT }}$ of the logic gate. As long as the low state voltage developed across the logic gate is less than $\mathrm{V}_{\mathrm{F}(\mathrm{OFF})}$ the LED will remain off and no common mode failure will occur.

The open collector drive circuit, shown in Figure 24, can not keep the LED off during $a+\mathrm{dV}_{\mathrm{Cm}} / \mathrm{dt}$ transient, since all the current flowing through $C_{\text {LEDN }}$ must be
supplied by the LED, and it is not recommended for applications requiring ultra high $\mathrm{CMR}_{1}$ performance. The alternative drive circuit which like the recommended application circuit (Figure 19), does achieve ultra high CMR performance by shunting the LED in the off state.

## IPM Dead Time and Propagation Delay Specifications

The HCPL-3140/HCPL-0314 includes a Propagation Delay Difference (PDD) specification intended to help designers minimize "dead time" in their power inverter designs. Dead time is the time high and low side power transistors are off. Any overlap in Q1 and Q2 conduction will result in large currents flowing through the power devices from the highvoltage to the low-voltage motor rails. To minimize dead time in a given design, the turn on of LED2 should be delayed (relative to the turn off of LED1) so that under worst-case conditions, transistor Q1 has just turned off when transistor Q2 turns on, as shown in Figure 26. The amount of delay necessary to achieve this
condition is equal to the maximum value of the propagation delay difference specification, PDD max, which is specified to be 500 ns over the operating temperature range of $-40^{\circ}$ to $100^{\circ} \mathrm{C}$.

Delaying the LED signal by the maximum propagation delay difference ensures that the minimum dead time is zero, but it does not tell a designer what the maximum dead time will be. The maximum dead time is equivalent to the difference between the maximum and minimum propagation delay difference specification as shown in Figure 27. The maximum dead time for the HCPL-3140/HCPL0314 is $1 \mu \mathrm{~s}(=0.5 \mu \mathrm{~s}-(-0.5 \mu \mathrm{~s}))$ over the operating temperature range of $-40^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$.

Note that the propagation delays used to calculate PDD and dead time are taken at equal temperatures and test conditions since the optocouplers under consideration are typically mounted in close proximity to each other and are switching identical IGBTs.

*PDD = PROPAGATION DELAY DIFFERENCE
NOTE: FOR PDD CALCULATIONS THE PROPAGATION DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 26. M inimum LED skew for zero dead time.

*PDD = PROPAGATION DELAY DIFFERENCE
NOTE: FOR DEAD TIME AND PDD CALCULATIONS ALL PROPAGATION deLays are taken at the same temperature and test conditions.

Figure 27. W aveforms for dead time.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for High Speed Optocouplers category:
Click to view products by Broadcom manufacturer:

Other Similar products are found below :
6N136F HCPL-2201-300 JAN4N24 610737H HCPL2630M TLP2962F(F) HCPL2630SM PS9817A-1-F3-AX PS9821-2-F3-AX TLP2766A(E TLP2766A(LF4,E ACPL-K43T-500E PS9121-F3-AX PS9123-F3-AX TLP5774H(TP4,E TLP5771H(TP,E TLP2304(E)O 054279X HCPL2631SD HCPL-2730-500E TLP109(E(T TLP116A(E(T TLP118(TPL,E) TLP2309(E(T TLP2366(TPL,E TLP521-2XGB TLP621-2XGB JANTXV4N24U 8102802PC 5962-8767902XA 5962-8876801XA 5962-8957101PA SFH6318T 6N135-300E TIL198 TLP104(TPR,E) TLP2309(TPL,E) TLP2355(TPL,E TLP2358(E) TLP521-4GR TLP521-4XGB TLP621XSM 5962-8876801PA IS281-4GB IS2805-4 IS181GR ICPL2630 ICPL2601 ICPL2530 5962-8876801PC


[^0]:    CAUTION : It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/ or degradation which may be induced by ESD.

[^1]:    * Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulations section IEC/EN/ DIN EN 60747-5-2 for a detailed description of $M$ ethod a and $M$ ethod $b$ partial discharge test profiles.
    ** Refer to the follow ing figure for dependence of $P_{S}$ and $I_{S}$ on ambient temperature.

