



#### **Features**

- CBM53D04: 4 buffered 8-Bit DACs in MSOP10L
- CBM53D14: 4 buffered 10-Bit DACs in MSOP10L
- CBM53D24: 4 buffered 12-Bit DACs in MSOP10L
- Low power operation: 500uA @ 3V,
- 600uA @ 5V
- 2.5V to 5.5V power supply
- Power-down to 80nA @ 3V,200nA @ 5V
- Double-buffered input logic
- Output range:0V to VREF
- Power-on reset to 0V
- On-chip, rail-to-rail output buffer amplifiers
- Temperature range -40°C to +105°C

## **Applications**

- Portable battery-powered instruments
- Digital gain and offset adjustment
- Programmable voltage and current sources
- Programmable attenuators
- Industrial process controls

### **General Description**

The CBM53D04/CBM53D14/CBM53D24 are quad 8-, 10- and 12-bit buffered voltage output DACs in MSOP10L packages that operate from a single 2.5V to 5.5V supply, consuming only 500uA at 3V. They have onchip rail-to-rail output amplifiers with slew rate of 0.7V/us. A 3-wire serial interface compatible with standard SPI, QSPI, MICROWIRE, and DSP interface standards is used, which can operates at clock rates up to 30MHz.

The references for the four DACs are derived from one reference pin. The outputs of all DACs can be updated simultaneous. It incorporate a power-on reset circuit, and ensure that the DAC outputs power up to 0V and remains there until a valid write takes place to the device. The parts contain a power-down feature that reduces the current consumption to 200nA @ 5V (80nA @ 3V).





## **Functional Block Diagram**




Figure 1 Functional Block Diagram




Figure 2 CBM53D04/CBM53D14/CBM53D24 Typical Application Circuit



## **Absolute Maximum Ratings**

Table 1  $T_A=25$ °C,unless otherwise noted.

Parameter <sup>1</sup>	Sym	Rating
V <sub>DD</sub> to GND	$V_{DDabs}$	-0.3V to+7V
Digital Input Voltage to GND	$V_{Digabs}$	-0.3V to V <sub>DD</sub> +0.3V
Reference Input Voltage to GND	$V_{refabs}$	-0.3V to V <sub>DD</sub> +0.3V
V <sub>оит</sub> A through V <sub>оит</sub> D to GND	V <sub>outabs</sub>	-0.3V to V <sub>DD</sub> +0.3V
Operating Temperature Range		
Industrial	T <sub>P</sub>	-40℃ to +105℃
Storage Temperature Range	T <sub>S</sub>	-65℃ to +150℃
Junction TemperatureT <sub>J</sub> max	$T_{Jmax}$	150°C
Reflow Soldering		
Peak Temperature(Pb-free)		260℃
Peak Temperature(non Pb-free)		220℃
Time at Peak Temperature		10 sec to 40 sec

Transient currents of up to 100mA do not cause SCR latch-up.



## **Recommended Operation Conditions**

Table 2

Parameter Sym -		Rati	Unit	
raiametei	Sylli	Min	Max	Oille
Power supply	$V_{DD}$	2.5	5.5	V
Current dissipation	I <sub>DD</sub>	400u	600u	A
Ambient Temperature	Ta	-40	105	℃



# **Specifications**

Table 3  $V_{DD}{=}2.5V~to~5.5V;~V_{REF}{=}2V;~R_L{=}2K\Omega~to~GND~;~C_L{=}200pF~to~GND;~T_a{=}25^{\circ}C;~unless~otherwise~noted.}$ 

Parameter	Sym	Test Condition	Min	Тур	Max	Unit
DC Performance <sup>1,2</sup>						
CBM53D04						
Resolution	Res <sub>N</sub>			8		Bits
Relative Accuracy	INL			±0.15		LSB
Differential Nonlinearity	DNL	Monotonic Guaranteed		±0.02		LSB
CBM53D14						
Resolution	Res <sub>N</sub>			10		Bits
Relative Accuracy	INL			±0.5		LSB
Differential Nonlinearity	DNL	Monotonic Guaranteed		±0.05		LSB
CBM53D24						
Resolution	Res <sub>N</sub>			12		Bits
Relative Accuracy	INL			±2		LSB
Differential Nonlinearity	DNL	Monotonic Guaranteed		±0.2		LSB
Offset Error		芯佰微电·	子	±0.4		%of FSR
Gain Error				±0.15		%of FSR
Lower Dead Band		Lower dead band exists only if		20		ma\/
Lower Dead Band		offset error is negative		20		mV
DC Power Supply Rejection	PSRR	△V <sub>DD</sub> =±10%		-60		dB
Ratio <sup>3</sup>	· Orac	1070		00		45
DC Crosstalk <sup>3</sup>		$R_L=2K\Omega$ to GND or $V_{DD}$		200		uV
Reference Input <sup>3</sup>						
VREF Input Range			0.25		$V_{\text{DD}}$	V
VREF Input Impedance				45		ΚΩ
Reference Feedthrough		Frequency=10KHz		-80		dB
Output Characteristics <sup>3</sup>						
Minimum Output Voltage <sup>4</sup>				0		V
Maximum Output Voltage <sup>4</sup>				$V_{DD}$		V
DC Output Impedance				0.5		Ω



Short Circuit Current				25		mA
Power-Up Time				5		uS
Logic Input <sup>3</sup>						
Input Low Voltage	$V_{IL}$	V <sub>DD</sub> =3V			0.6	V
Input High Voltage	$V_{IH}$	V <sub>DD</sub> =3V			2.1	V
Pin Capacitance				3		pF
Power Requirements						
Power supply	$V_{DD}$		2.5		5.5	V
I <sub>DD</sub> (Normal Mode) <sup>4</sup>	I <sub>DD</sub>					
V <sub>DD</sub> =4.5V to 5.5V		V <sub>IH</sub> =V <sub>DD</sub> and V <sub>IL</sub> =GND		600		uA
V <sub>DD</sub> =2.5V to 3.6V		V <sub>IH</sub> =V <sub>DD</sub> and V <sub>IL</sub> =GND		500		uA
I <sub>DD</sub> (Power-Down Mode)						
V <sub>DD</sub> =4.5V to 5.5V		V <sub>IH</sub> =V <sub>DD</sub> and V <sub>IL</sub> =GND		0.2		uA
V <sub>DD</sub> =2.5V to 3.6V		$V_{IH}=V_{DD}$ and $V_{IL}=GND$		0.08		uA

- 1 DC specifications tested with the outputs unloaded.
- 2 Linearity is tested using a reduced code range: CBM53D04 (Code 8 to Code 248); CBM53D14 (Code 28 to Code 995); CBM53D24 (Code 115 to Code 3981).
- 3 Guaranteed by design and characterization, not production tested.
- 4 For the amplifier output to reach its minimum voltage, offset error must be negative. For the amplifier output to reach its maximum voltage, VREF=VDD and offset plus gain error must be positive.
- 5 IDD specification is valid for all DAC codes; interface inactive; all DACs active; load currents excluded.

#### **AC Characteristics**

Table 4  $V_{DD}{=}2.5V \text{ to } 5.5V; V_{REF}{=}2V; R_L{=}2K\Omega \text{ to GND} ; C_L{=}200pF \text{ to GND}; T_a{=}25^{\circ}C; unless otherwise noted.}$ 

Parameter <sup>1</sup>	Sym	Test Condition	Min	Тур	Max	Unit
Output Voltage Setting						
Time		1/4 scale to 3/4 scale				
CBM53D04		change(0x40 to 0xC0)		7		uS
		1/4 scale to 3/4 scale				
CBM53D14		change(0x100 to 0x300)		8		uS
		1/4 scale to 3/4 scale				
CBM53D24		change(0x400 to 0xC00)		9		uS



Slew Rate		0.7	V/uS
Major-Code Transition Glitch Energy	1 LSB change around major carry	40	nV-sec
Digital Feedthrough		1	nV-sec
Digital Crosstalk		1	nV-sec
DAC-to-DAC Crosstalk		3	nV-sec
Multiplying Bandwidth	V <sub>REF</sub> =2V±0.1V <sub>P-P</sub>	200	kHz
Total Harmonic Distortion	V <sub>REF</sub> =2.5V±0.1V <sub>P-P</sub> ; Frequency=10KHz	-70	dB

<sup>1</sup> Guaranteed by design and characterization, not production tested.

## **Timing Characteristics**

 $V_{DD}$  = 2.5V to 5.5V; all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

Parameter <sup>1,2,3</sup>	Limit at 1	T <sub>MIN</sub> , T <sub>MAX</sub>	Unit	Test
raiametei :	VDD=2.5V to 3.6V	VDD=3.6V to 5.5V	Oilit	Conditions/Comments
t <sub>1</sub>	40	33	ns min	SCLK cycle time
t <sub>2</sub>	16	13	ns min	SCLK high time
t <sub>3</sub>	16	13	ns min	SCLK low time
+.	16	Care	ns min	SYNC to SCLK falling
t <sub>4</sub>	10	芸石独由与		edge setup time
t <sub>5</sub>	5	四月水屯口	ns min	Data setup time
t <sub>6</sub>	4.5	4.5	ns min	Data hold time
+	0	0	ns min	SCLK falling edge to
t <sub>7</sub>	U	0	115 111111	SYNC rising edge
	90	22	nc min	Minimum SYNC high
L8	t <sub>8</sub> 80 33	55	ns min	time

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not production tested.

<sup>&</sup>lt;sup>2</sup> All input signals are specified with tr = tf = 5ns (10% to 90% of  $V_{DD}$ ) and timed from a voltage level of ( $V_{IL} + V_{IH}$ )/2.

<sup>&</sup>lt;sup>3</sup> See Figure 3.






Figure 3. Serial Interface Timing Diagram

## **Pin Configurations**




Figure 4. MSOP10L Pin Configuration



# **Pin Function Descriptions**

Table 5

Pin Name	Pin No.	Function	Description
$V_{DD}$	1	Power	Power Supply Input. These parts can be operated from 2.5V to 5.5V and the supply can be decoupled to GND.
V <sub>OUT</sub> A	2	0	Buffered Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation.
V <sub>OUT</sub> B	3	0	Buffered Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation.
V <sub>OUT</sub> C	4	0	Buffered Analog Output Voltage from DAC C. The output amplifier has rail-to-rail operation.
Refin	5	I	Reference Input Pin for All Four DACs. It has an input range from 0.25V to $V_{\text{DD}}$ .
V <sub>OUT</sub> D	6	0	Buffered Analog Output Voltage from DAC D. The output amplifier has rail-to-rail operation.
GND	7	Ground	Ground Reference Point for All Circuitry on the Part.
Din	8		Serial Data Input.  This device has a 16-bit shift register. Data is clocked into the register on the falling edge of the serial clock input. The Din input buffer is powered down after each write cycle.
Sclk	9	I	Serial Clock Input.  Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at clock speeds up to 30MHz. The Sclk input buffer is powered down after each write cycle.



Sync	10	I	Active Low Control Input.  This is the frame synchronization signal for the input data.  When goes low, it enables the input shift register and data is transferred in on the falling edges of the following 16clocks.  If SYNC is taken high before the 16th falling edge of SClk, the rising edge of SYNC acts as an interrupt and the write sequence is ignored by the device.
			sequence is ignored by the device.

I: Input, O: Output

# **Typical Performance Characteristic**




Figure 5. CBM53D14 Typical INL Plot






Figure 6. CBM53D24 Typical INL Plot




Figure 7. CBM53D14 Typical DNL Plot






Figure 8. CBM53D24 Typical DNL Plot




Figure 9. Vout Source and Sink Current Capability






Figure 10. Half-scale setting (0.25 to 0.75 Scale Code Change)




Figure 11. Exiting Power-down to Midscale



### **Functional Description**

The CBM53D04/CBM53D14/CBM53D24 are quad, resistor-string DACs fabricated on a CMOS process with resolutions of 8, 10 and 12 bits, respectively. Each contains four output buffer amplifiers and is written to via a 3-wire serial interface. They operate from single supplies of 2.5V to 5.5V, and the output buffer amplifiers provide rail-to-rail output swing with a slew rate of 0.7 V/us. The four DACs share a single reference input pin. The devices have programmable power-down modes, in which all DACs can be turned off completely with a high impedance output.

The architecture of one DAC channel consists of a resistor-string DAC followed by an output buffer amplifier. The voltage at the Refin pin provides the reference voltage for the DAC. The input coding to the DAC is straight binary, the ideal output voltage is given by

$$V_{\text{OUT}} = \frac{V_{\text{REF}} \times D}{2^N}$$
 ... ... ... ... ... Formula 1

Where D=decimal equivalent of the binary code that is loaded to the DAC register:

0-255 for CBM53D04 (8 bits)

0—1023 for CBM53D14(10 bits)

0-4095 for CBM53D24(12bits)

N=DAC resolution.

There is a single reference input pin for the four DACs. The reference input is not buffered. The user can have a reference voltage as low as 0.25V or as high as VDD because there is no restriction due to the headroom or footroom requirements of any reference amplifier. It is recommended to use a buffered reference in the external circuit. The input impedance is typical  $45k\Omega$ .


The output buffer amplifier is capable of generating rail-to-rail voltages on its output, giving an output range of 0V to  $V_{DD}$  when the reference is  $V_{DD}$ . It is capable of driving a load of  $2k\Omega$  to GND or  $V_{DD}$ , in parallel with 500pF to GND or  $V_{DD}$ . The slew rate is 0.7V/us with a half-scale settling time to  $\pm 0.5$ LSB(at 12 bits) of 8us.

The CBM54D04/CBM53D14/CBM53D24 are provided with a power-on reset function, so that they power up in a defined state. The power-on state uses normal operation and an output voltage set to 0V. Both input and DAC registers are filled with zeros and remain so until a valid write sequence is made to the device.

The CBM54D04/CBM53D14/CBM53D24 are controlled over a versatile, 3-wire serial interface that operates at clock rates up to 30MHz and are compatible with SPI,QSPI,MICROWIRE, and DSP interface standards.




#### The 3-wire serial interface



(a). CBM53D04 Input Shift Register Contents



(b). CBM53D14 Input Shift Register Contents



(c). CBM53D24 Input Shift Register Contents

Figure 42. CBM 53D04/CBM 53D14/CBM 53D24 Input Shift Register Contents

### **Input Shift Register**

The input shift register is 16 bits wide. Data is loaded into the device as a 16-bit word under the control of a serial clock input, Sclk. The 16-bit word consists of four control bits followed by 10 or 12 bits of DAC data, depending on the device type. Data is loaded MSB first (Bit15) and the first two bits determine whether the data is for DAC A ,DAC B ,DAC C, or DAC D. Bit 13 and Bit 12 control the operating mode of the DAC. Bit 13 is  $\overline{PD}$ , and determines whether the part is in normal or power-down mode. Bit 12 is  $\overline{LDAC}$ , and controls when DAC registers and outputs are updated.

**Table 6 Address Bits** 

A1	A0	DAC Addressed
0	0	DAC A
0	1	DAC B
1	0	DAC C
1	1	DAC D



#### **Address and Control Bits**

- PD: 0: All four DACs go into power-down mode, consuming only 200nA @ 5V. The DAC outputs enter a high impedance state.
  - 1: Normal operation.
- LDAC 0: All four DAC registers and, therefore, all DAC outputs updated simultaneously on completion of the write sequence.
  - 1: Only addressed input register is updated. There is no change in the content of the DAC registers.

The CBM53D24 uses all 12 bits of DAC data; the CBM53D14 uses 10 bits and ignores the 2 LSB Bits. The CBM53D04 uses 8 bits and ignores the last four bits. The data format is straight binary, with all 0s corresponding to 0V output and all 1s corresponding to full-scale output (VREF-1LSB).

The Sync input is a level-triggered input that acts as a frame synchronization signal and chip enable. Data can be transferred into the device only while Sync is low. To start the serial data transfer, take Sync low. After Sync goes low, serial data shifts into the device's input shift register on the falling edges of Sclk for 16 clock pulses. Any data and clock pulses after the 16<sup>th</sup> falling edge of Sclk are ignored because the Sclk and Din input buffers are powered down. No further serial data transfer occurs until Sync is taken high and low again. Sync can be taken high after the falling edge of the 16<sup>th</sup> Sclk pulse.

After the end of the serial data transfer, data automatically transfers from the input shift register to the input register of the selected DAC. If Sync is taken high before the 16<sup>th</sup> falling edge of Sclk, the data transfer is aborted and the DAC input registers are not updated.

When data has been transferred into three of the DAC input registers, all DAC registers and all DAC outputs are simultaneously updated by setting LDAC low when writing to the remaining

#### **Low Power Serial Interface**

DAC input register.

To reduce the power consumption of the device even further, the interface fully powers up only when the device is being written to, that is, on the falling edge of Sync. As soon as the 16-bit control word has been written to the part, the Sclk and Din input buffers are powered down. They power up again only following a falling edge of Sync.





#### **Double-Buffered Interface**

The CBM53D04/CBM53D14/CBM53D24 DACs have double-buffered interfaces consisting of two banks of registers - input registers and DAC registers. The input register is directly connected to the input shift register and the digital code is transferred to the relevant input register on completion of a valid write sequence. The DAC register contains the digital code used by the resistor string.

Access to the DAC register is controlled by the LDAC bit. When the LDAC bit is set high, the DAC register is latched and hence the input register can change state without affecting the contents of the DAC register. However, when the LDAC bit is set low, all DAC registers are update after a complete write sequence.

This is useful if the user requires simultaneous updating of all DAC outputs. The user can write to three of the input registers individually and then, by setting the LDAC bit low when writing to the remaining DAC input register, all outputs update simultaneously.

These parts contain an extra feature whereby the DAC register is not updated unless its input register has been update since the last time that LDAC was brought low. Normally, when LDAC is brought low, the DAC registers are filled with the contents of the input register. In the case of the CBM53D04/CBM53D14/CBM53D24 the part updates the DAC register only if the input register has been changed since the last time the DAC register was updated, thereby removing unnecessary digital crosstalk.

#### **Power-Down Mode**

The CBM53D04/CBM53D14/CBM53D24 have low power consumption, dissipation only 1.5mW with a 3V supply and 3mW with a 5V supply. Power consumption can be further reduced when the DACs are not in use by putting them into power-down mode, selected by a 0 on Bit 13 (PD) of the control word.

When the PD bit is set to 1, all DACs work normally with a typical power consumption of 600uA at 5V (500uA at 3V). However, in power-down mode, the supply current falls to 200nA at 5V (80nA at 3V) when all DACs are powered down. Not only does the supply current drop, but also the output stage is internally switched from the output of the amplifier, making it open-circuit. This has the advantage that the output is three-stated while the part is in power-down mode, and provides a defined input condition for whatever is connected to the output of the DAC amplifier.



The bias generator, the output amplifier, the resistor string, and all other associated linear circuitry are shut down when the power-down mode is activated. However, the contents of the registers are unaffected when in power-down. The time to exit power-down is typically 5us. This is the time from the falling edge of the 16<sup>th</sup> Sclk pulse to when the output voltage deviates from its power down voltage.

### **Typical Application Circuit**

The CBM53D04/CBM53D14/CBM53D24 can be used with a wide range of reference voltages where the devices offer full, one-quadrant multiplying capability over a reference range of 0V to V<sub>DD</sub>. More typically, these devices are used with a fixed, precision reference voltage. If an output range of 0V to V<sub>DD</sub> is required, the simplest solution is to connect the reference input to V<sub>DD</sub>. As this supply is not very accurate and can be noisy, the CBM53D04/CBM53D14/CBM53D24 can be powered from the reference voltage; for example, using a 5V reference. The current required is 600uA supply current and approximately 112uA into the reference input. This is with no load on the DAC outputs. When the DAC outputs are loaded, the reference also needs to supply the current to the loads.

### Decoding Multiple CBM53D04/CBM53D14/CBM53D24

The SYNC pin on the CBM53D04/CBM53D14/CBM53D24 can be used in applications to decode a number of DACs. In this application, all the DACs in the system receive the same serial clock and serial data, but SYNC can only be active to one of the devices at any one time, allowing access to only one DAC in this system. The 74HC139 can be used as a 2-to-4-line decoder to address any of the DACs in the system. To prevent timing errors, the enable input must be brought to its inactive state while the coded address inputs are changing state.

### **Power Supply Bypassing and Grounding**

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. The printed circuit board on which the CBM53D04/CBM53D14/CBM53D24 is mounted is designed so that the analog and digital sections are separated and confined to certain areas of the board. If the CBM53D04/CBM53D14/CBM53D24 are in a system where multiple devices require an AGND-to-DGND connection, the connection is made at one point only. The star ground point is established as close as possible to the device.





The CBM53D04/CBM53D14/CBM53D24 has ample supply bypassing of 10uF in parallel with 0.1uF on the supply located as close to the package as possible, ideally right up against the device. The 10uF capacitors are the tantalum bead type. The 0.1uF capacitor has low effective series resistance (ESR) and effective series inductance (ESI).

The power supply lines of the CBM53D04/CBM53D14/CBM53D24 use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching signals such as clocks are shielded with digital ground to avoid radiating noise to other parts of the board, and are never run near the reference inputs .Avoid crossover of digital and analog signals. Traces on opposite sides of the board run at right angles to each other. This reduces the effects of feedthrough through the board.

#### **Outline Dimensions**

SYBMOL	MILLIMETER				
STEINIOL	MIN	NOM	MAX		
А	-	-	1.10		
A1	0.05	-	0.15		
A2	0.75	0.85	0.95		
А3	0.30	0.35	0.40		
b	0.19	-	0.28		
b1	0.18	0.20	0.23		
С	0.15	-	0.20		
c1	0.14	0.152	0.16		
D	2.90	3.00	3.10		
E	4.70	4.90	5.10		
E1	2.90	3.00	3.10		
е		0.50 BSC			
L	0.40	-	0.70		
L1	0.95 BSC				
θ	0	-	8°		
L/F 载体尺寸 (mil)	71×96				




Figure 5 MSOP10L Dimensions shown in millimeters

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Digital to Analog Converters - DAC category:

Click to view products by Corebai Microelectronics manufacturer:

Other Similar products are found below:

5962-8871903MYA 5962-8876601LA 5962-89697013A 5962-89932012A 5962-9176404M3A PM7545FPCZ AD5311BRMZ-REEL7

AD5311RBRMZ-RL7 AD558SE/883B AD5681RBCPZ-1RL7 AD664TE/883B AD667SE AD7845SE/883B AD9115BCPZRL7

AD9162BBCA DAC08RC/883C JM38510/11302BEA AD5449YRUZ-REEL7 AD664AJ AD664BJ AD667SE/883B AD7534JPZ TCC
103A-RT 057536E 5962-87700012A 5962-87700032A 5962-87789022A 5962-89657023A 702423BB AD664BE MAX5853ETL+T

MAX5801AUB+ AD9116BCPZRL7 MAX5110GTJ+ MAX5702BAUB+ DS4412U+T&R MAX5364EUT+T MAX5858AECM+D

AD5821ABCBZ-REEL7 MX7528KP+ MAX5858ECM+D MAX5138BGTE+T MAX5856AECM+D AD9164BBCA AD7545AUE

MX7528JP+ TCC-303A-RT MAX5112GTJ+ DS3911T+T MAX5805BAUB+T