


Model 645H Very Low Jitter HCSL Clock

Features

- High Speed Current Steering Logic [HCSL] Output
- Ceramic Surface Mount Package
- Low Phase Jitter Performance, 500fs Typical
- Fundamental or 3rd Overtone Crystal Design
- Frequency Range 13.5MHz 160MHz *
- +2.5V or +3.3V Operation
- Output Enable Standard
- Tape and Reel Packaging, EIA-418

Applications

- PCI Express [PCIe]
- Data Storage Systems
- Ethernet Line Cards
- Serial ATA Express [SATAe]
- Intel Chipsets
- Network Servers
- Switches and Routers
- Set-Top Boxes/DVRs



Standard Frequencies

- 25MHz **100MHz**
- 155.52MHz
- 27MHz

- 50MHz

- 106.25MHz 156.25MHz
- 125MHz
- * Check with factory for availability of frequencies not listed.

Description

CTS Model 645H is a low cost, high performance clock oscillator supporting HCSL output. Employing the latest IC technology, M645H has excellent stability and low phase jitter performance.

Ordering Information

Model		Output Type	F	•	cy Code Hz]		Frequency Stability		Tempe Rar	rature nge		Supply Voltage		Packaging
645		Н		XXX or XXXX			3		[3		Т
		—					$\overline{}$					$\overline{}$		
,	Code	Output	_			Code	Stability	-			Code	Voltage	_	
,	Н	HCSL - Pin 1 Enable	_			5	±25ppm	-			2	+2.5Vdc	_	
			_			4	±30ppm	-			3	+3.3Vdc	_	
						3	±50ppm						_	
						2	±100ppm							
				,					,	,				
			Code	Frequency	_		Code	Temp.	Range	_		Code	Packing	
				Product Frequency Code ¹		_		С	-20°C to	o +70°C	-		Т	1k pcs./ree
			Product						-40°C to	o +85°C	_			
						_		G	-40°C to	+105°C 2				

Notes:

- 1] Refer to document 016-1454-0, Frequency Code Tables. 3-digits for frequencies <100MHz, 4-digits for frequencies 100MHz or greater.
- 2] Check factory for availability. Stability codes 2 and 3 only.

Not all performance combinations and frequencies may be available. Contact your local CTS Representative or CTS Customer Service for availability.

This product is specified for use only in standard commercial applications. Supplier disclaims all express and implied warranties and liability in connection with any use of this product in any non-commercial applications or in any application that may expose the product to conditions that are outside of the tolerances provided in its specification.



Operating Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	
Maximum Supply Voltage	V _{CC}	-	-0.3	-	4.0	V	
Cumply Voltage	M	±5%	2.375	2.5	2.625	\/	
Supply Voltage	V _{CC}	I3%	3.135 3.3		3.465	V	
Supply Current	I _{CC}	Maximum Load Maximum Current Value @ +3.3V	-	-	60	mA	
			-20		+70		
Operating Temperature	T_A	-	-40	+25	+85	°C	
			-40		+105		
Storage Temperature	T _{STG}	-	-50	-	+125	°C	

Frequency Stability

PARAMETER	SYMBOL	CONDITIONS	MIN	MIN TYP MAX						
Frequency Range	f _O	-		13.5 - 160						
Frequency Stability [Note 1]	Δf/f _O	-	25	25, 30, 50 or 100 ±pp						
Aging	$\Delta f/f_{25}$	First Year @ +25°C, nominal V _{CC}	-5	-5 ±3 5		ppm				
1.] Inclusive of initial tolerance at tir	1.] Inclusive of initial tolerance at time of shipment, changes in supply voltage, load, temperature and 1st year aging.									

Output Parameters

The state of the s							
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	
Output Type	-	-		HCSL		-	
Output Load	R_L	Terminated to ground	-	50	-	Ohms	
Outnut Valtage Levels	V _{OH}	LICCI Load	-580	-	850	ma\ /	
Output Voltage Levels	V_{OL}	HCSL Load	-150	-	150	mV	
Output Duty Cycle	SYM	Differential Output, @ V _{CC} - 1.3V	45	-	55	%	
Differential Output Voltage	V _{OD}	R _L = 50 Ohms to ground	0.4	-	-	Vp-p	
Rise and Fall Time	T _R , T _F	@ 20%/80% Levels, R _L = 50 Ohms to ground	-	0.50	0.70	ns	

Output Parameters

PARAMETER	SYMBOL CONDITIONS		MIN	TYP	MAX	UNIT
Start Up Time	T _S	Application of V _{CC}	-	5	10	ms
Enable Function [Standby]						
Enable Input Voltage	V_{IH}	Pin 1 Logic '1', Output Enabled	$0.7V_{CC}$	-	-	V
Disable Input Voltage	V_{IL}	Pin 1 Logic '0', Output Disabled	-	-	$0.3V_{CC}$	V
Disable Current	$I_{\rm IL}$	Pin 1 Logic '0', Output Disabled	-	15	-	μΑ
Enable Time	T_{PLZ}	Pin 1 Logic '1', Output Enabled	-	-	2	ms
Phase Jitter, RMS	tjrms	Bandwidth 12 kHz - 20 MHz	-	500	-	fs




Enable Truth Table

Pin 1	Pin 4 & Pin 5
Logic '1'	Output Enabled
Open	Output Enabled
1 (0)	Output Disabled,
Logic '0'	High Impedance


Test Circuit

HCSL



Output Waveform








Performance Data

Phase Noise [typical]

100.00MHz, HCSL, $V_{CC} = 3.3V$, $T_A = +25$ °C





Performance Data

Phase Noise Tabulated


Typical, 100.00MHz, HCSL, $V_{CC} = 3.3V$, $T_A = +25^{\circ}C$

PARAMETER	SYMBOL	CONDITIONS	TYP	UNIT
HCSL @ 100.00MHz				
Phase Noise		Single Side Band		
		@ 10Hz	-75.9328	
		@ 100Hz	-106.9929	
		@ 1kHz	-135.1951	dBc/Hz
	-	@ 10kHz	-144.2209	ubc/ nz
		@ 100kHz	-152.8159	
		@ 1MHz	-153.5793	
		@ 10MHz	-154.8219	
Phase Jitter, RMS	tjrms	Integration Bandwidth 12kHz - 20MHz	188.2315	fs



Mechanical Specifications

Package Drawing 5.0 ±0.2 645 OSTV • DXXXX 1.4 Max.



Pin Assignments

Pin	Symbol	Function						
1	EOH	Enable						
2	N.C.	No Connect						
3	GND	Circuit & Package Ground						
4	Output	RF Output						
5	Output	Complimentary RF Output						
6	V_{CC}	Supply Voltage						

Table I - Date Code

YEAR 2001 2005 2009 2013 2017 A B C D E F G H J K L 2002 2006 2010 2014 2018 N P Q R S T U V W X Y	MONTH				JAN	FEB	MAR	APR	MAY	JUN	JUL	AUG	SEP	ОСТ	NOV	DEC	
2002 2006 2010 2014 2018 N P Q R S T U V W X N		YE	AR			JAN	FED	IVIAR	APK	IVIAT	JON	JOL	AUG	SEP	UCI	NOV	DEC
	2001	2005	2009	2013	2017	А	В	С	D	Е	F	G	Н	J	K	L	М
2003 2007 2011 2015 2019 a b c d e f g h i k	2002	2006	2010	2014	2018	N	Р	Q	R	S	Т	U	V	W	Χ	Υ	Z
	2003	2007	2011	2015	2019	а	b	С	d	е	f	g	h	j	k	1	m
2004 2008 2012 2016 2020 n p q r s t u v w x y	2004	2008	2012	2016	2020	n	р	q	r	S	t	u	V	W	Х	У	Z

Marking Information

- 1. O Output Type; H = HCSL.
- 2. ST Frequency Stability/Temperature Code. [Refer to Ordering Information]
- 3. V Voltage Code; 3 = 3.3V, 2 = 2.5V.
- 4. D Date Code. See Table I for codes.
- xxxx Frequency Code.
 3-digits, frequencies below 100MHz
 - 4-digits, frequencies 100MHz or greater


[See document 016-1454-0, Frequency Code Tables.]

Notes


- 1. JEDEC termination code (e4). Barrier-plating is nickel [Ni] with gold [Au] flash plate.
- 2. Reflow conditions per JEDEC J-STD-020; +260°C maximum, 20 seconds.
- 3. MSL = 1.



Packaging - Tape and Reel



Reel Drawing



Notes

- 1. Device quantity is 1k pieces maximum per 180mm reel.
- 2. Complete CTS part number, frequency value and date code information must appear on reel and carton labels.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Standard Clock Oscillators category:

Click to view products by CTS manufacturer:

Other Similar products are found below:

601252 F335-25 F535L-33.333 F535L-50 ECS-2018-160-BN-TR MXO45HS-2C-66.6666MHZ SiT1602BI-22-33E-50.000000E SiT8209AI-32-33E-125.000000 SIT8918AA-11-33S-50.000000G SM4420TEV-40.0M-T1K F335-24 F335-40 F535L-10 F535L-12 F535L-16 F535L-24 F535L-27 F535L-48 PE7744DW-100.0M CSX-750FCC14745600T ASF1-3.686MHZ-N-K-S XO57CTECNA3M6864 ECS-2100A-147.4 601251 EP16E7E2H26.000MTR SIT8918AA-11-33S-16.000000G XO3003 9120AC-2D2-33E212.500000 9102AI-243N25E100.000000 8208AC-82-18E-25.00000 ASDK2-32.768KHZ-LR-T3 8008AI-72-XXE-24.545454E 8004AC-13-33E-133.33000X AS-4.9152-16-SMD-TR ASFL1-48.000MHZ-LC-T SIT8920AM-31-33E-25.0000 DSC1028DI2-019.2000 9121AC-2C3-25E100.00000 9102AI-233N33E100.00000X 9102AI-233N25E200.00000 9102AI-232H25S125.00000 9102AI-133N25E200.00000 9102AC-283N25E200.00000 9001AC-33-33E1-30.000 3921AI-2CF-33NZ125.000000 5730-1SF PXA000010 8003AI-12-33S-40.00000Y 1602BI-13-33S-19.2000000E 8208AI-2F-18E-25.000000X