Am29F400B



Data Sheet

The following document contains information on Spansion memory products.

Continuity of Specifications

There is no change to this data sheet as a result of offering the device as a Spansion product. Any changes that have been made are the result of normal data sheet improvement and are noted in the document revision summary.

For More Information

Please contact your local sales office for additional information about Spansion memory solutions.



This page left intentionally blank.

2 Am29F400B 21505_E7 August 3, 2009



Am29F400B

4 Megabit (512 K x 8-Bit/256 K x 16-Bit) CMOS 5.0 Volt-only Boot Sector Flash Memory

DISTINCTIVE CHARACTERISTICS

■ Single power supply operation

- 5.0 volt-only operation for read, erase, and program operations
- Minimizes system level requirements

■ Manufactured on 0.32 µm process technology

— Compatible with 0.5 µm Am29F400 device

■ High performance

- Access times as fast as 45 ns

■ Low power consumption (typical values at 5 MHz)

- 1 µA standby mode current
- 20 mA read current (byte mode)
- 28 mA read current (word mode)
- 30 mA program/erase current

■ Flexible sector architecture

- One 16 Kbyte, two 8 Kbyte, one 32 Kbyte, and seven 64 Kbyte sectors (byte mode)
- One 8 Kword, two 4 Kword, one 16 Kword, and seven 32 Kword sectors (word mode)
- Supports full chip erase
- Sector Protection features:

A hardware method of locking a sector to prevent any program or erase operations within that sector

Sectors can be locked via programming equipment

Temporary Sector Unprotect feature allows code changes in previously locked sectors

■ Top or bottom boot block configurations available

■ Embedded Algorithms

- Embedded Erase algorithm automatically preprograms and erases the entire chip or any combination of designated sectors
- Embedded Program algorithm automatically writes and verifies data at specified addresses

■ Minimum 1,000,000 program/erase cycles per sector guaranteed

■ 20-year data retention at 125°C

Reliable operation for the life of the system

■ Package option

- 48-pin TSOP
- 44-pin SO
- Known Good Die (KGD) (see publication number 21258)

Compatibility with JEDEC standards

- Pinout and software compatible with singlepower-supply Flash
- Superior inadvertent write protection

■ Data# Polling and toggle bits

 Provides a software method of detecting program or erase operation completion

■ Ready/Busy# pin (RY/BY#)

 Provides a hardware method of detecting program or erase cycle completion

■ Erase Suspend/Erase Resume

 Suspends an erase operation to read data from, or program data to, a sector that is not being erased, then resumes the erase operation

■ Hardware reset pin (RESET#)

Hardware method to reset the device to reading array data

Publication# 21505 Rev: E Amendment: 7 Issue Date: August 3, 2009

GENERAL DESCRIPTION

The Am29F400B is a 4 Mbit, 5.0 volt-only Flash memory organized as 524,288 bytes or 262,144 words. The device is offered in 44-pin SO and 48-pin TSOP packages. The device is also available in Known Good Die (KGD) form. For more information, refer to publication number 21258. The word-wide data (x16) appears on DQ15–DQ0; the byte-wide (x8) data appears on DQ7–DQ0. This device is designed to be programmed insystem with the standard system 5.0 volt V_{CC} supply. A 12.0 V V_{PP} is not required for write or erase operations. The device can also be programmed in standard EPROM programmers.

This device is manufactured using AMD's 0.32 µm process technology, and offers all the features and benefits of the Am29F400, which was manufactured using 0.5 µm process technology.

The standard device offers access times of 45, 50, 55, 70, 90, and 120 ns, allowing high speed microprocessors to operate without wait states. To eliminate bus contention the device has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls.

The device requires only a **single 5.0 volt power supply** for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.

The device is entirely command set compatible with the **JEDEC single-power-supply Flash standard**. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine that controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.

Device programming occurs by executing the program command sequence. This initiates the **Embedded Program** algorithm—an internal algorithm that automatically times the program pulse widths and verifies proper cell margin.

Device erasure occurs by executing the erase command sequence. This initiates the **Embedded Erase** algorithm—an internal algorithm that automatically preprograms the array (if it is not already programmed) before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

The host system can detect whether a program or erase operation is complete by observing the RY/BY# pin, or by reading the DQ7 (Data# Polling) and DQ6/DQ2 (toggle) **status bits**. After a program or erase cycle has been completed, the device is ready to read array data or accept another command.

The **sector erase architecture** allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

Hardware data protection measures include a low V_{CC} detector that automatically inhibits write operations during power transitions. The **hardware sector protection** feature disables both program and erase operations in any combination of the sectors of memory. This can be achieved via programming equipment.

The **Erase Suspend** feature enables the user to put erase on hold for any period of time to read data from, or program data to, any sector that is not selected for erasure. True background erase can thus be achieved.

The hardware RESET# pin terminates any operation in progress and resets the internal state machine to reading array data. The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the device, enabling the system microprocessor to read the boot-up firmware from the Flash memory.

The system can place the device into the **standby mode**. Power consumption is greatly reduced in this mode.

AMD's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness. The device electrically erases all bits within a sector simultaneously via Fowler-Nordheim tunneling. The data is programmed using hot electron injection.



TABLE OF CONTENTS

Product Selector Guide	4
Block Diagram	4
Connection Diagrams	5
Pin Configuration	6
Logic Symbol	6
Ordering Information	7
Device Bus Operations	8
Table 1. Am29F400B Device Bus Operations	8
Word/Byte Configuration	8
Requirements for Reading Array Data	8
Writing Commands/Command Sequences	8
Program and Erase Operation Status	9
Standby Mode	
RESET#: Hardware Reset Pin	9
Output Disable Mode	
Table 2. Am29F400BT Top Boot Block Sector Address Table	
Table 3. Am29F400BB Bottom Boot Block Sector Address Table	10
Autoselect Mode	
Table 4. Am29F400B Autoselect Codes (High Voltage Method)	11
Sector Protection/Unprotection	11
Temporary Sector Unprotect	
Figure 1. Temporary Sector Unprotect Operation	11
Hardware Data Protection	12
Low V _{CC} Write Inhibit	12
Write Pulse "Glitch" Protection	12
Logical Inhibit	
Power-Up Write Inhibit	
Command Definitions	
Reading Array Data	
Reset Command	
Autoselect Command Sequence	13
Word/Byte Program Command Sequence	13
Figure 2. Program Operation	
Chip Erase Command Sequence	
Sector Erase Command Sequence	
Erase Suspend/Erase Resume Commands	
Figure 3. Erase Operation	
Table 5. Am29F400B Command Definitions	
Write Operation Status	
DQ7: Data# Polling	
Figure 4. Data# Polling Algorithm	
RY/BY#: Ready/Busy#	
DQ6: Toggle Bit I	
DQ2: Toggle Bit II	19


neading roggle bits bigo/bigz	. 13
DQ5: Exceeded Timing Limits	. 20
DQ3: Sector Erase Timer	. 20
Figure 5. Toggle Bit Algorithm	. 20
Table 6. Write Operation Status	. 2
Absolute Maximum Ratings	
Figure 6. Maximum Negative Overshoot Waveform	. 2
Figure 7. Maximum Positive Overshoot Waveform	
Operating Ranges	22
DC Characteristics	23
TTL/NMOS Compatible	. 20
CMOS Compatible	
Test Conditions	
Figure 8. Test Setup	
Table 7. Test Specifications	. 2
Key to Switching Waveforms	
AC Characteristics	
Read Operations	
Figure 9. Read Operations Timings	
Hardware Reset (RESET#)	
Figure 10. RESET# Timings	
Word/Byte Configuration (BYTE#)	. 28
Figure 11. BYTE# Timings for Read Operations	
Figure 12. BYTE# Timings for Write Operations	. 28
Erase/Program Operations	. 29
Figure 13. Program Operation Timings	. 30
Figure 14. Chip/Sector Erase Operation Timings	
Figure 15. Data# Polling Timings (During Embedded Algorithms).	
Figure 16. Toggle Bit Timings (During Embedded Algorithms)	
Figure 17. DQ2 vs. DQ6	
Temporary Sector Unprotect	
Figure 18. Temporary Sector Unprotect Timing Diagram	
Alternate CE# Controlled Erase/Program Operations	
Figure 19. Alternate CE# Controlled Write Operation Timings	
Erase and Programming Performance	
Latchup Characteristics	
TSOP and SO Pin Capacitance	
Data Retention	
Physical Dimensions	
TS 048—48-Pin Standard Thin Small Outline Package	. 37
SO 044—44-Pin Small Outline Package	
Revision Summary	30

PRODUCT SELECTOR GUIDE

Family Part Number		Am29F400B								
Speed Option	$V_{CC} = 5.0 \text{ V} \pm 5\%$	-45	-50	-55						
	$V_{CC} = 5.0 \text{ V} \pm 10\%$			-55	-70	-90	-120			
Max access time, ns (t _{ACC})		45	50	55	70	90	120			
Max CE# access time, ns (t _{CE})		45	50	55	70	90	120			
Max OE# access time, ns (t _{OE})		30	30	30	30	35	50			

Note: See "AC Characteristics" for full specifications.


BLOCK DIAGRAM






CONNECTION DIAGRAMS

This device is also available in Known Good Die (KGD) form. Refer to publication number 21258 for more information.





PIN CONFIGURATION

LOGIC SYMBOL

A0-A17 = 18 addresses

DQ0-DQ14 = 15 data inputs/outputs

DQ15/A-1 = DQ15 (data input/output, word mode),

A-1 (LSB address input, byte mode)

BYTE# = Selects 8-bit or 16-bit mode

CE# = Chip enable

OE# = Output enable

WE# = Write enable

RESET# = Hardware reset pin, active low

RY/BY# = Ready/Busy# output


 V_{CC} = +5.0 V single power supply

(see Product Selector Guide for device speed ratings and voltage

supply tolerances)

 V_{SS} = Device ground

NC = Pin not connected internally






ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid Co	ombinations	Voltage Range
AM29F400BT-45, AM29F400BB-45,	EC, ED, EI, EF, SC, SD, SI, SF	
AM29F400BT-50, AM29F400BB-50	EC, ED, EI, EF, EE, EK	5.0 V ± 5%
AM29F400BT-55, AM29F400BB-55	SC, SD, SI, SF, SE, SK	
AM29F400BT-55, AM29F400BB-55	EC0, ED0, EI0, EF0, EE0, EK0, SC0, SD0, SI0, SF0, SE0, SK0	
AM29F400BT-70, AM29F400BB-70	EC, ED, EI,	5.0 V ± 10%
AM29F400BT-90, AM29F400BB-90	EF, EE, EK SC, SD, SI,	
AM29F400BT-120, AM29F400BB-120	SF, SE, SK	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

DEVICE BUS OPERATIONS

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is composed of latches that store the commands, along with the address and data information needed to execute the command. The contents of

the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. Table 1 lists the device bus operations, the inputs and control levels they require, and the resulting output. The following subsections describe each of these operations in further detail.

							DQ8-I	DQ15
Operation	CE#	OE#	WE#	RESET#	A0-A17	DQ0-DQ7	BYTE# = V _{IH}	BYTE# = V _{IL}
Read	L	L	Н	Н	A _{IN}	D _{OUT}	D _{OUT}	High-Z
Write	L	Н	L	Н	A _{IN}	D _{IN}	D _{IN}	High-Z
CMOS Standby	V _{CC} ± 0.5 V	Х	Х	V _{CC} ± 0.5 V	Х	High-Z	High-Z	High-Z
TTL Standby	Н	Х	Х	Н	Х	High-Z	High-Z	High-Z
Output Disable	L	Н	Н	Н	Х	High-Z	High-Z	High-Z
Hardware Reset	Х	Х	Х	L	Х	High-Z	High-Z	High-Z
Temporary Sector Unprotect (See Note)	Х	Х	Х	V_{ID}	A _{IN}	D _{IN}	D _{IN}	Х

Table 1. Am29F400B Device Bus Operations

Legend

 $L = Logic\ Low = V_{IL}$, $H = Logic\ High = V_{IH}$, $V_{ID} = 12.0 \pm 0.5\ V$, $X = Don't\ Care$, $D_{IN} = Data\ In$, $D_{OUT} = Data\ Out$, $A_{IN} = Address\ In$ **Note:** See the sections on Sector Group Protection and Temporary Sector Unprotect for more information.

Word/Byte Configuration

The BYTE# pin controls whether the device data I/O pins DQ15–DQ0 operate in the byte or word configuration. If the BYTE# pin is set at logic '1', the device is in word configuration, DQ15–DQ0 are active and controlled by CE# and OE#.

If the BYTE# pin is set at logic '0', the device is in byte configuration, and only data I/O pins DQ0–DQ7 are active and controlled by CE# and OE#. The data I/O pins DQ8–DQ14 are tri-stated, and the DQ15 pin is used as an input for the LSB (A-1) address function.

Requirements for Reading Array Data

To read array data from the outputs, the system must drive the CE# and OE# pins to V_{IL} . CE# is the power control and selects the device. OE# is the output control and gates array data to the output pins. WE# should remain at V_{IH} . The BYTE# pin determines whether the device outputs array data in words or bytes.

The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert

valid addresses on the device address inputs produce valid data on the device data outputs. The device remains enabled for read access until the command register contents are altered.

See "Reading Array Data" for more information. Refer to the AC Read Operations table for timing specifications and to Figure 9 for the timing diagram. I_{CC1} in the DC Characteristics table represents the active current specification for reading array data.

Writing Commands/Command Sequences

To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive WE# and CE# to V_{IL} , and OE# to V_{IH} .

For program operations, the BYTE# pin determines whether the device accepts program data in bytes or words. Refer to "Word/Byte Configuration" for more information.

An erase operation can erase one sector, multiple sectors, or the entire device. Tables 2 and 3 indicate the address space that each sector occupies. A "sector address" consists of the address bits required to uniquely select a sector. The "Command Definitions" section has details on erasing a sector or the entire chip, or suspending/resuming the erase operation.



After the system writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on DQ7–DQ0. Standard read cycle timings apply in this mode. Refer to the "Autoselect Mode" and "Autoselect Command Sequence" sections for more information.

I_{CC2} in the DC Characteristics table represents the active current specification for the write mode. The "AC Characteristics" section contains timing specification tables and timing diagrams for write operations.

Program and Erase Operation Status

During an erase or program operation, the system may check the status of the operation by reading the status bits on DQ7–DQ0. Standard read cycle timings and I_{CC} read specifications apply. Refer to "The Erase Resume command is valid only during the Erase Suspend mode." for more information, and to "AC Characteristics" for timing diagrams.

Standby Mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input.

The device enters the CMOS standby mode when the CE# and RESET# pins are both held at $V_{CC}\pm0.5~V.$ (Note that this is a more restricted voltage range than $V_{IH}.)$ The device enters the TTL standby mode when CE# and RESET# pins are both held at $V_{IH}.$ The device requires standard access time (t_{CE}) for read access when the device is in either of these standby modes, before it is ready to read data.

The device also enters the standby mode when the RESET# pin is driven low. Refer to the next section, "RESET#: Hardware Reset Pin".

If the device is deselected during erasure or programming, the device draws active current until the operation is completed. In the CMOS and TTL/NMOS-compatible DC Characteristics tables, $I_{\rm CC3}$ represents the standby current specification.

RESET#: Hardware Reset Pin

The RESET# pin provides a hardware method of resetting the device to reading array data. When the RESET# pin is driven low for at least a period of t_{RP}, the device **immediately terminates** any operation in progress, tristates all output pins, and ignores all read/write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.

Current is reduced for the duration of the RESET# pulse. When RESET# is held at V_{IL} , the device enters the TTL standby mode; if RESET# is held at $V_{SS}\pm0.5$ V, the device enters the CMOS standby mode.

The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

If RESET# is asserted during a program or erase operation, the RY/BY# pin remains a "0" (busy) until the internal reset operation is complete, which requires a time of t_{READY} (during Embedded Algorithms). The system can thus monitor RY/BY# to determine whether the reset operation is complete. If RESET# is asserted when a program or erase operation is not executing (RY/BY# pin is "1"), the reset operation is completed within a time of t_{READY} (not during Embedded Algorithms). The system can read data t_{RH} after the RESET# pin returns to V_{IH} .

Refer to the AC Characteristics tables for RESET# parameters and to Figure 10 for the timing diagram.

Output Disable Mode

When the OE# input is at V_{IH} , output from the device is disabled. The output pins are placed in the high impedance state.

Table 2. Am29F400BT Top Boot Block Sector Address Table

								Address Range (in hexadecimal)		
Sector	A17	A16	A15	A14	A13	A12	Sector Size (Kbytes/ Kwords)	(x8) Address Range	(x16) Address Range	
SA0	0	0	0	Χ	Х	Χ	64/32	00000h-0FFFFh	00000h-07FFFh	
SA1	0	0	1	Χ	Х	Х	64/32	10000h-1FFFFh	08000h-0FFFFh	
SA2	0	1	0	Χ	Х	Х	64/32	20000h-2FFFFh	10000h-17FFFh	
SA3	0	1	1	Χ	Х	Χ	64/32	30000h-3FFFFh	18000h-1FFFFh	
SA4	1	0	0	Х	Х	Х	64/32	40000h-4FFFFh	20000h-27FFFh	
SA5	1	0	1	Χ	Х	Χ	64/32	50000h-5FFFFh	28000h-2FFFFh	
SA6	1	1	0	Χ	Х	Χ	64/32	60000h-6FFFFh	30000h-37FFFh	
SA7	1	1	1	0	Х	Х	32/16	70000h-77FFFh	38000h-3BFFFh	
SA8	1	1	1	1	0	0	8/4	78000h-79FFFh	3C000h-3CFFFh	
SA9	1	1	1	1	0	1	8/4	7A000h-7BFFFh	3D000h-3DFFFh	
SA10	1	1	1	1	1	Χ	16/8	7C000h-7FFFFh	3E000h-3FFFFh	

Table 3. Am29F400BB Bottom Boot Block Sector Address Table

								Address Range (in hexadecimal)		
Sector	A17	A16	A15	A14	A13	A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range	
SA0	0	0	0	0	0	Х	16/8	00000h-03FFFh	00000h-01FFFh	
SA1	0	0	0	0	1	0	8/4	04000h-05FFFh	02000h-02FFFh	
SA2	0	0	0	0	1	1	8/4	06000h-07FFFh	03000h-03FFFh	
SA3	0	0	0	1	Х	Х	32/16	08000h-0FFFFh	04000h-07FFFh	
SA4	0	0	1	Х	Х	Х	64/32	10000h-1FFFFh	08000h-0FFFFh	
SA5	0	1	0	Х	Х	Х	64/32	20000h-2FFFFh	10000h-17FFFh	
SA6	0	1	1	Х	Х	Х	64/32	30000h-3FFFFh	18000h-1FFFFh	
SA7	1	0	0	Х	Х	Х	64/32	40000h-4FFFFh	20000h-27FFFh	
SA8	1	0	1	Х	Х	Х	64/32	50000h-5FFFFh	28000h-2FFFFh	
SA9	1	1	0	Х	Х	Х	64/32	60000h-6FFFFh	30000h-37FFFh	
SA10	1	1	1	Х	Х	Х	64/32	70000h-7FFFFh	38000h-3FFFFh	

Note:

Address range is A17:A-1 in byte mode and A17:A0 in word mode. See the "Word/Byte Configuration" section for more information.

Autoselect Mode

The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

When using programming equipment, the autoselect mode requires V_{ID} (11.5 V to 12.5 V) on address pin A9. Address pins A6, A1, and A0 must be as shown in Table 4. In addition, when verifying sector protection,

the sector address must appear on the appropriate highest order address bits (see Tables 2 and 3). Table 4 shows the remaining address bits that are don't care. When all necessary bits have been set as required, the programming equipment may then read the corresponding identifier code on DQ7–DQ0.

To access the autoselect codes in-system, the host system can issue the autoselect command via the command register, as shown in Table 5. This method does not require V_{ID} . See "Command Definitions" for details on using the autoselect mode.

Table 4. Am29F400B Autoselect Codes (High Voltage Method)

Description	Mode	CE#	OE#	WE#	A17 to A12	A11 to A10	A 9	A8 to A7	A 6	A5 to A2	A 1	A 0	DQ8 to DQ15	DQ7 to DQ0
Manufacturer ID: AMD		L	L	Н	Х	Х	V _{ID}	Х	L	Х	L	L	Х	01h
Device ID:	Word	L	L	Н	.,		V _{ID}			.,			22h	23h
Am29F400B (Top Boot Block)	Byte	L	L	Н	Х	X X) X	L .	Х	L	Н	Х	23h
Device ID:	Word	L	L	Н	.,	.,	.,	.,		.,			22h	ABh
Am29F400B (Bottom Boot Block)	Byte	L	L	Н	Х	Х	V _{ID}	X	\	Х	L	Н	Х	ABh
Sector Protection Verification		L		Ш		V	V	V		v	ш		Х	01h (protected)
Sector Frotection ve	illication	L	L	Н	SA	Х	V _{ID}	X	L	Х	Н	L	Х	00h (unprotected)

 $L = Logic Low = V_{IL}$, $H = Logic High = V_{IH}$, SA = Sector Address, X = Don't care.

Sector Protection/Unprotection

The hardware sector protection feature disables both program and erase operations in any sector. The hardware sector unprotection feature re-enables both program and erase operations in previously protected sectors.

Sector protection/unprotection must be implemented using programming equipment. The procedure requires a high voltage (V_{ID}) on address pin A9 and OE#. Details on this method are provided in a supplement, publication number 20185. Contact an AMD representative to obtain a copy of this document.


The device is shipped with all sectors unprotected. AMD offers the option of programming and protecting sectors at its factory prior to shipping the device through AMD's ExpressFlashTM Service. Contact an AMD representative for details.

It is possible to determine whether a sector is protected or unprotected. See "Autoselect Mode" for details.

Temporary Sector Unprotect

This feature allows temporary unprotection of previously protected sectors to change data in-system. The Sector Unprotect mode is activated by setting the RESET# pin to V_{ID} . During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once V_{ID} is removed from the RESET# pin, all the previously protected sectors are protected again. Figure 1 shows the algo-

rithm, and Figure 18 shows the timing diagrams, for this feature.



- All protected sectors unprotected.
- 2. All previously protected sectors are protected once again.

Figure 1. Temporary Sector Unprotect Operation

Hardware Data Protection

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes (refer to Table 5 for command definitions). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during V_{CC} power-up and power-down transitions, or from system noise.

Low V_{CC} Write Inhibit

When V_{CC} is less than V_{LKO} , the device does not accept any write cycles. This protects data during V_{CC} power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets. Subsequent writes are ignored until V_{CC} is greater than V_{LKO} . The system must provide the

proper signals to the control pins to prevent unintentional writes when V_{CC} is greater than V_{LKO} .

Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.

Logical Inhibit

Write cycles are inhibited by holding any one of OE# = V_{IL} , CE# = V_{IH} or WE# = V_{IH} . To initiate a write cycle, CE# and WE# must be a logical zero while OE# is a logical one.

Power-Up Write Inhibit

If WE# = CE# = V_{IL} and OE# = V_{IH} during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to reading array data on power-up.



COMMAND DEFINITIONS

Writing specific address and data commands or sequences into the command register initiates device operations. Table 5 defines the valid register command sequences. Writing **incorrect address and data values** or writing them in the **improper sequence** resets the device to reading array data.

All addresses are latched on the falling edge of WE# or CE#, whichever happens later. All data is latched on the rising edge of WE# or CE#, whichever happens first. Refer to the appropriate timing diagrams in the "AC Characteristics" section.

Reading Array Data

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. The device is also ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the device enters the Erase Suspend mode. The system can read array data using the standard read timings, except that if it reads at an address within erase-suspended sectors, the device outputs status data. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See "Erase Suspend/Erase Resume Commands" for more information on this mode.

The system *must* issue the reset command to reenable the device for reading array data if DQ5 goes high, or while in the autoselect mode. See the "Reset Command" section, next.

See also "Requirements for Reading Array Data" in the "Device Bus Operations" section for more information. The Read Operations table provides the read parameters, and Figure 9 shows the timing diagram.

Reset Command

Writing the reset command to the device resets the device to reading array data. Address bits are don't care for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the device to reading array data. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the device to reading array data (also applies to programming in Erase Suspend mode). Once programming begins,

however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command *must* be written to return to reading array data (also applies to autoselect during Erase Suspend).

If DQ5 goes high during a program or erase operation, writing the reset command returns the device to reading array data (also applies during Erase Suspend).

Autoselect Command Sequence

The autoselect command sequence allows the host system to access the manufacturer and devices codes, and determine whether or not a sector is protected. Table 5 shows the address and data requirements. This method is an alternative to that shown in Table 4, which is intended for PROM programmers and requires V_{ID} on address bit A9.

The autoselect command sequence is initiated by writing two unlock cycles, followed by the autoselect command. The device then enters the autoselect mode, and the system may read at any address any number of times, without initiating another command sequence.

A read cycle at address XX00h or retrieves the manufacturer code. A read cycle at address XX01h in word mode (or 02h in byte mode) returns the device code. A read cycle containing a sector address (SA) and the address 02h in word mode (or 04h in byte mode) returns 01h if that sector is protected, or 00h if it is unprotected. Refer to Tables 2 and 3 for valid sector addresses.

The system must write the reset command to exit the autoselect mode and return to reading array data.


Word/Byte Program Command Sequence

The system may program the device by word or byte, depending on the state of the BYTE# pin. Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is *not* required to provide further controls or timings. The device automatically provides internally generated program pulses and verify the programmed cell margin. Table 5 shows the address and data requirements for the byte program command sequence.

When the Embedded Program algorithm is complete, the device then returns to reading array data and addresses are no longer latched. The system can determine the status of the program operation by using DQ7, DQ6, or RY/BY#. See "The Erase Resume command is valid only during the Erase Suspend mode." for information on these status bits.

Any commands written to the device during the Embedded Program Algorithm are ignored. Note that a hardware reset immediately terminates the programming operation. The Byte Program command sequence should be reinitiated once the device has reset to reading array data, to ensure data integrity.

Programming is allowed in any sequence and across sector boundaries. A bit cannot be programmed from a "0" back to a "1". Attempting to do so may halt the operation and set DQ5 to "1", or cause the Data# Polling algorithm to indicate the operation was successful. However, a succeeding read will show that the data is still "0". Only erase operations can convert a "0" to a "1".



Note:

See Table 5 for program command sequence.

Figure 2. Program Operation

Chip Erase Command Sequence

Chip erase is a six-bus-cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. Table 5 shows the address and data requirements for the chip erase command sequence.

Any commands written to the chip during the Embedded Erase algorithm are ignored. Note that a hardware reset during the chip erase operation immediately terminates the operation. The Chip Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. See "The Erase Resume command is valid only during the Erase Suspend mode." for information on these status bits. When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched.

Figure 3 illustrates the algorithm for the erase operation. See the "Erase/Program Operations" tables in "AC Characteristics" for parameters, and to Figure 14 for timing diagrams.

Sector Erase Command Sequence

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the address of the sector to be erased, and the sector erase command. Table 5 shows the address and data requirements for the sector erase command sequence.

The device does *not* require the system to preprogram the memory prior to erase. The Embedded Erase algorithm automatically programs and verifies the sector for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erase time-out of 50 μ s begins. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50



μs, otherwise the last address and command might not be accepted, and erasure may begin. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. If the time between additional sector erase commands can be assumed to be less than 50 μs, the system need not monitor DQ3. Any command other than Sector Erase or Erase Suspend during the time-out period resets the device to reading array data. The system must rewrite the command sequence and any additional sector addresses and commands.

The system can monitor DQ3 to determine if the sector erase timer has timed out. (See the "DQ3: Sector Erase Timer" section.) The time-out begins from the rising edge of the final WE# pulse in the command sequence.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. Note that a **hardware reset** during the sector erase operation immediately terminates the operation. The Sector Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. (Refer to "The Erase Resume command is valid only during the Erase Suspend mode." for information on these status bits.)

Figure 3 illustrates the algorithm for the erase operation. Refer to the "Erase/Program Operations" tables in the "AC Characteristics" section for parameters, and to Figure 14 for timing diagrams.

Erase Suspend/Erase Resume Commands

The Erase Suspend command allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. This command is valid only during the sector erase operation, including the 50 µs time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm. Writing the Erase Suspend command during the Sector Erase time-out immediately terminates the time-out period and suspends the erase operation. Addresses are "don't-cares" when writing the Erase Suspend command.


When the Erase Suspend command is written during a sector erase operation, the device requires a maximum of 20 µs to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.

After the erase operation has been suspended, the system can read array data from or program data to any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) Normal read and write timings and command definitions apply. Reading at any address within erase-suspended sectors produces status data on DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. See "The Erase Resume command is valid only during the Erase Suspend mode." for information on these status bits.

After an erase-suspended program operation is complete, the system can once again read array data within non-suspended sectors. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See "The Erase Resume command is valid only during the Erase Suspend mode." for more information.

The system may also write the autoselect command sequence when the device is in the Erase Suspend mode. The device allows reading autoselect codes even at addresses within erasing sectors, since the codes are not stored in the memory array. When the device exits the autoselect mode, the device reverts to the Erase Suspend mode, and is ready for another valid operation. See "Autoselect Command Sequence" for more information.

The system must write the Erase Resume command (address bits are "don't care") to exit the erase suspend mode and continue the sector erase operation. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the device has resumed erasing.



- 1. See Table 5 for erase command sequence.
- 2. See "DQ3: Sector Erase Timer" for more information.

Figure 3. Erase Operation



Table 5. Am29F400B Command Definitions

	Command		S					Bus C	ycles (Notes 2	?–5)								
					Sequence		Cycles	Fir	st	Seco	ond	Thire	d	Fo	urth	Fif	th	Six	th
	(Note 1)		Q.	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data				
Rea	Read (Note 6)		1	RA	RD														
Res	Reset (Note 7)		1	XXX	F0														
	Manufacturer ID	Word	4	555	AA	2AA	- 55	555	90	X00	01								
	Manufacturer ID	Byte	4	AAA	AA	555	- 55	AAA	90	λ00	01								
8	Device ID,	Word	4	AA -	2AA	- 55	555	- 90	X01	2223									
lote	Top Boot Block	Byte	4	AAA	AA AA		- 55	AAA	90	X02	23								
<u>Z</u>	Device ID,	Word	4	555	AA -	2AA	- 55	555	- 90	X01	22AB								
ec	Bottom Boot Block	Byte	4	AAA		555	55	AAA	90	X02	AB								
Autoselect (Note		Word		555		2AA				(SA)	XX00								
Aut	Sector Protect Verify	vvora		555		2AA		555	00	X02	XX01								
	(Note 9)	D. d.	4		AA		55		90	(SA)	00								
		Byte		AAA		555		AAA		X04	01								
D		Word	4	555		2AA		555	40	6	DD								
Pro	gram	Byte	4	AAA	AA	555	55	AAA	A0	PA	PD								
01-:-		Word	6	555		2AA		555	- 80	555		2AA		555	10				
Cni	o Erase	Byte	ь	AAA	AA	555	55	AAA	80	AAA	AA	555	55	AAA	10				
Car	tou Funce	Word	6	555		2AA		555	00	555	A A	2AA		SA	20				
Sec	Sector Erase	Byte	ь	AAA	AA	555	55	AAA	- 80	AAA	AA AA	555	55		30				
Era	Erase Suspend (Note 10)		1	XXX	B0														
Era	se Resume (Note 11)		1	XXX	30														

Legend:

X = Don't care

RA = Address of the memory location to be read.

RD = Data read from location RA during read operation.

PA = Address of the memory location to be programmed. Addresses latch on the falling edge of the WE# or CE# pulse, whichever happens later. PD = Data to be programmed at location PA. Data latches on the rising edge of WE# or CE# pulse, whichever happens first.

SA = Address of the sector to be verified (in autoselect mode) or erased. Address bits A17–A12 uniquely select any sector.

- 1. See Table 1 for description of bus operations.
- 2. All values are in hexadecimal.
- Except when reading array or autoselect data, all bus cycles are write operations.
- Data bits DQ15-DQ8 are don't cares for unlock and command cycles.
- Address bits A17–A11 are don't cares for unlock and command cycles, unless PA or SA required.
- 6. No unlock or command cycles required when reading array data.
- 7. The Reset command is required to return to reading array data when device is in the autoselect mode, or if DQ5 goes high (while the device is providing status data).

- The fourth cycle of the autoselect command sequence is a read cycle.
- The data is 00h for an unprotected sector and 01h for a protected sector. See"Autoselect Command Sequence" for more information.
- 10. The system may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation.
- 11. The Erase Resume command is valid only during the Erase Suspend mode.

WRITE OPERATION STATUS

The device provides several bits to determine the status of a write operation: DQ2, DQ3, DQ5, DQ6, DQ7, and RY/BY#. Table 6 and the following subsections describe the functions of these bits. DQ7, RY/BY#, and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress. These three bits are discussed first.

DQ7: Data# Polling

The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Algorithm is in progress or completed, or whether the device is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the program or erase command sequence.


During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# Polling on DQ7 is active for approximately 2 μ s, then the device returns to reading array data.

During the Embedded Erase algorithm, Data# Polling produces a "0" on DQ7. When the Embedded Erase algorithm is complete, or if the device enters the Erase Suspend mode, Data# Polling produces a "1" on DQ7. This is analogous to the complement/true datum output described for the Embedded Program algorithm: the erase function changes all the bits in a sector to "1"; prior to this, the device outputs the "complement," or "0." The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately 100 μ s, then the device returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

When the system detects DQ7 has changed from the complement to true data, it can read valid data at DQ7–DQ0 on the *following* read cycles. This is because DQ7 may change asynchronously with DQ0–DQ6 while Output Enable (OE#) is asserted low. Figure 15, Data# Polling Timings (During Embedded Algorithms), in the "AC Characteristics" section illustrates this.

Table 6 shows the outputs for Data# Polling on DQ7. Figure 4 shows the Data# Polling algorithm.



- VA = Valid address for programming. During a sector erase operation, a valid address is an address within any sector selected for erasure. During chip erase, a valid address is any non-protected sector address.
- DQ7 should be rechecked even if DQ5 = "1" because DQ7 may change simultaneously with DQ5.

Figure 4. Data# Polling Algorithm



RY/BY#: Ready/Busy#

The RY/BY# is a dedicated, open-drain output pin that indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a pull-up resistor to $V_{\rm CC}$.

If the output is low (Busy), the device is actively erasing or programming. (This includes programming in the Erase Suspend mode.) If the output is high (Ready), the device is ready to read array data (including during the Erase Suspend mode), or is in the standby mode.

Table 6 shows the outputs for RY/BY#. Figures 10, Figure 13 and Figure 14 shows RY/BY# for reset, program, and erase operations, respectively.

DQ6: Toggle Bit I

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. The system may use either OE# or CE# to control the read cycles. When the operation is complete, DQ6 stops toggling.

After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately 100 μ s, then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see the subsection on "DQ7: Data# Polling").

If a program address falls within a protected sector, DQ6 toggles for approximately 2 µs after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.

Table 6 shows the outputs for Toggle Bit I on DQ6. Figure 5 shows the toggle bit algorithm. Figure 16 in the "AC Characteristics" section shows the toggle bit timing diagrams. Figure 17 shows the differences between DQ2 and DQ6 in graphical form. See also the subsection on "DQ2: Toggle Bit II".

DQ2: Toggle Bit II

The "Toggle Bit II" on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence.

DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. (The system may use either OE# or CE# to control the read cycles.) But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table 6 to compare outputs for DQ2 and DQ6.

Figure 5 shows the toggle bit algorithm in flowchart form, and the section "DQ2: Toggle Bit II" explains the algorithm. See also the "DQ6: Toggle Bit I" subsection. Figure 16 shows the toggle bit timing diagram. Figure 17 shows the differences between DQ2 and DQ6 in graphical form.

Reading Toggle Bits DQ6/DQ2

Refer to Figure 5 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7–DQ0 on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not complete the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 5).

DQ5: Exceeded Timing Limits

DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a "1." This is a failure condition that indicates the program or erase cycle was not successfully completed.


The DQ5 failure condition may appear if the system tries to program a "1" to a location that is previously programmed to "0." **Only an erase operation can change a "0" back to a "1."** Under this condition, the device halts the operation, and when the operation has exceeded the timing limits, DQ5 produces a "1."

Under both these conditions, the system must issue the reset command to return the device to reading array data.

DQ3: Sector Erase Timer

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not an erase operation has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire timeout also applies after each additional sector erase command. When the time-out is complete, DQ3 switches from "0" to "1." If the time between additional sector erase commands from the system can be assumed to be less than 50 μ s, the system need not monitor DQ3. See also the "Sector Erase Command Sequence" section.

After the sector erase command sequence is written, the system should read the status on DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure the device has accepted the command sequence, and then read DQ3. If DQ3 is "1", the internally controlled erase cycle has begun; all further commands (other than Erase Suspend) are ignored until the erase operation is complete. If DQ3 is "0", the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector



Notes:

- Read toggle bit twice to determine whether or not it is toggling. See text.
- 2. Recheck toggle bit because it may stop toggling as DQ5 changes to "1". See text.

Figure 5. Toggle Bit Algorithm

erase command. If DQ3 is high on the second status check, the last command might not have been accepted. Table 6 shows the outputs for DQ3.



Table 6. Write Operation Status

	Operation	DQ7 (Note 2)	DQ6	DQ5 (Note 1)	DQ3	DQ2 (Note 2)	RY/BY#
Standard	Embedded Program Algorithm	DQ7#	Toggle	0	N/A	No toggle	0
Mode	Embedded Erase Algorithm	0	Toggle	0	1	Toggle	0
Erase Suspend Mode	Reading within Erase Suspended Sector	1	No toggle	0	N/A	Toggle	1
	Reading within Non-Erase Suspended Sector	Data	Data	Data	Data	Data	1
	Erase-Suspend-Program	DQ7#	Toggle	0	N/A	N/A	0

- 1. DQ5 switches to '1' when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. See "DQ5: Exceeded Timing Limits" for more information.
- 2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature Plastic Packages65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Voltage with Respect to Ground
V _{CC} (Note 1)
A9, OE#, and
RESET# (Note 2)2.0 V to +12.5 V
All other pins (Note 1)0.5 V to +7.0 V
Output Short Circuit Current (Note 3) 200 mA
Notes:

Notes:

- Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. See Figure 6. Maximum DC voltage on input or I/O pins is V_{CC} +0.5 V. During voltage transitions, input or I/O pins may overshoot to V_{CC} +2.0 V for periods up to 20 ns. See Figure 7.
- Minimum DC input voltage on pins A9, OE#, and RESET# is -0.5 V. During voltage transitions, A9, OE#, and RESET# may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. See Figure 6. Maximum DC input voltage on pin A9 is +12.5 V which may overshoot to +13.5 V for periods up to 20 ns.
- No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.




Figure 6. Maximum Negative Overshoot Waveform




Figure 7. Maximum Positive Overshoot Waveform

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A) 0°C to +70°C

Industrial (I) Devices

Ambient Temperature (T_A) -40°C to +85°C

Extended (E) Devices

Ambient Temperature (T_A) -55°C to +125°C

V_{CC} Supply Voltages

V_{CC} for ± 10% devices +4.5 V to +5.5 V

Note: Operating ranges define those limits between which the functionality of the device is guaranteed.



TTL/NMOS Compatible

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
I _{LI}	Input Load Current	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC \text{ max}}$			±1.0	μA
I _{LIT}	A9, OE#, RESET# Input Load Current	V _{CC} = V _{CC max} ; A9, OE#, RESET# = 12.5 V			50	μΑ
I _{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC \text{ max}}$			±1.0	μA
	V _{CC} Active Read Current	$CE\# = V_{IL}, OE\# = V_{IH},$ f= 5 MHz, Byte Mode		19	40	mA
ICC1	(Notes 1, 2)	$CE\# = V_{IL}, OE\# = V_{IH},$ $f= 5 \text{ MHz}, Word Mode}$		19	50	mA
I _{CC2}	V _{CC} Active Write Current (Notes 2, 3, 4)	CE# = V _{IL} , OE# = V _{IH}		36	60	mA
I _{CC3}	V _{CC} Standby Current (Note 2)	CE#, RESET#, and OE# = V _{IH}		0.4	1	mA
V_{IL}	Input Low Voltage		-0.5		0.8	٧
V _{IH}	Input High Voltage		2.0		V _{CC} +0.5	٧
V _{ID}	Voltage for Autoselect and Temporary Sector Unprotect	V _{CC} = 5.0 V	11.5		12.5	V
V _{OL}	Output Low Voltage	$I_{OL} = 5.8 \text{ mA}, V_{CC} = V_{CC \text{ min}}$			0.45	V
V _{OH}	Output High Voltage	$I_{OH} = -2.5$ mA, $V_{CC} = V_{CC min}$	2.4			V
V_{LKO}	Low V _{CC} Lock-Out Voltage		3.2		4.2	V

- 1. The I_{CC} current listed is typically less than 2 mA/MHz, with OE# at V_{IH} .
- 2. Maximum I_{CC} specifications are tested with $V_{CC} = V_{CCmax}$.
- 3. I_{CC} active while Embedded Erase or Embedded Program is in progress.
- 4. Not 100% tested.

CMOS Compatible

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
I _{LI}	Input Load Current	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC \text{ max}}$			±1.0	μA
I _{LIT}	A9, OE#, RESET# Input Load Current	V _{CC} = V _{CC max} ; A9, OE#, RESET# = 12.5 V			50	μA
I _{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC max}$			±1.0	μA
L	V _{CC} Active Read Current	$CE\# = V_{IL}$, $OE\# = V_{IH}$, $f=5$ MHz, Byte Mode		20	40	mA
I _{CC1}	(Notes 1, 2)	$CE# = V_{IL}$, $OE# = V_{IH}$, f = 5 MHz, Word Mode		28	50	IIIA
I _{CC2}	V _{CC} Active Write Current (Notes 2, 3, 4)	CE# = V _{IL} , OE# ₌ V _{IH}		30	50	mA
I _{CC3}	V _{CC} Standby Current (Notes 2, 5	OE# = V_{IH} , CE# and RESET# = $V_{CC}\pm0.5 \text{ V}$		0.3	5	μΑ
V_{IL}	Input Low Voltage		-0.5		0.8	V
V_{IH}	Input High Voltage		0.7 x V _{CC}		V _{CC} + 0.3	V
V _{ID}	Voltage for Autoselect and Temporary Sector Unprotect	V _{CC} = 5.0 V	11.5		12.5	V
V _{OL}	Output Low Voltage	$I_{OL} = 5.8 \text{ mA}, V_{CC} = V_{CC \text{ min}}$			0.45	V
V _{OH1}	Output High Voltage	$I_{OH} = -2.5 \text{ mA}, V_{CC} = V_{CC \text{ min}}$	0.85 V _{CC}			V
V _{OH2}	Output High Voltage	$I_{OH} = -100 \mu A$, $V_{CC} = V_{CC min}$	V _{CC} -0.			
V _{LKO}	Low V _{CC} Lock-Out Voltage		3.2		4.2	V

- 1. The I_{CC} current listed is typically less than 2 mA/MHz, with OE# at V_{IH} .
- 2. Maximum I_{CC} specifications are tested with $V_{CC} = V_{CCmax}$.
- 3. I_{CC} active while Embedded Erase or Embedded Program is in progress.
- 4. Not 100% tested.
- 5. $I_{CC3} = 20 \mu A \text{ max at extended temperature (>+85° C)}$.



TEST CONDITIONS




Figure 8. Test Setup

Table 7. Test Specifications

Test Condition	-45, -50, -55	All others	Unit		
Output Load	1 TTL gate				
Output Load Capacitance, C _L (including jig capacitance)	30	100	pF		
Input Rise and Fall Times	5	20	ns		
Input Pulse Levels	0.0–3.0	0.45-2.4	V		
Input timing measurement reference levels	1.5	0.8, 2.0	٧		
Output timing measurement reference levels	1.5	0.8, 2.0	٧		

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS							
	Steady								
	Cha	Changing from H to L							
	Cha	anging from L to H							
XXXXX	Don't Care, Any Change Permitted	Changing, State Unknown							
<u></u> >>→	Does Not Apply	Center Line is High Impedance State (High Z)							

Read Operations

Param	eter							Speed (Options	;		
JEDEC	Std	Description		Test Set	tup	-45	-50	-55	-70	-90	-120	Unit
t _{AVAV}	t _{RC}	Read Cycle Ti	me (Note 1)		Min	45	50	55	70	90	120	ns
t _{AVQV}	t _{ACC}	Address to Output Delay		CE# = V _{IL} OE# = V _{IL}	Max	45	50	55	70	90	120	ns
t _{ELQV}	t _{CE}	Chip Enable to	Chip Enable to Output Delay		Max	45	50	55	70	90	120	ns
t _{GLQV}	t _{OE}	Output Enable to Output Delay			Max	30	30	30	30	35	50	ns
t _{EHQZ}	t _{DF}	Chip Enable to (Note 1)	Chip Enable to Output High Z (Note 1)		Max	15	15	15	20	20	30	ns
t _{GHQZ}	t _{DF}	Output Enable (Note 1)	to Output High Z		Max	15	15	15	20	20	30	ns
		Output	Read		Min			()			ns
	t _{OEH} Enable Hold Time (Note 1)		Toggle and Data# Polling		Min	10					ns	
t _{AXQX}	t _{ОН}	Output Hold Time From Addresses, CE# or OE#, Whichever Occurs First (Note 1)			Min	0						ns

- 1. Not 100% tested.
- 2. See Figure 8 and Table 7 for test specifications.




Figure 9. Read Operations Timings




Hardware Reset (RESET#)

Param	neter					
JEDEC	Std	Description	Test	Setup	All Speed Options	Unit
	t _{READY}	RESET# Pin Low (During Embedded Algorithms) to Read or Write (See Note)		Max	20	μs
	t _{READY}	RESET# Pin Low (NOT During Embedded Algorithms) to Read or Write (See Note)		Max	500	ns
	t _{RP}	RESET# Pulse Width		Min	500	ns
	t _{RH}	RESET# High Time Before Read (See Note)	·	Min	50	ns
	t _{RB}	RY/BY# Recovery Time	·	Min	0	ns

Note:

Not 100% tested.



Reset Timings during Embedded Algorithms




Figure 10. RESET# Timings

Word/Byte Configuration (BYTE#)

Parameter				Speed Options						
JEDEC	Std	Description		-45	-50	-55	-70	-90	-120	Unit
	t _{ELFL} /t _{ELFH}	CE# to BYTE# Switching Low or High	Max	5			ns			
	t _{FLQZ}	BYTE# Switching Low to Output HIGH Z	Max	15	15	15	20	20	30	ns
	t _{FHQV}	BYTE# Switching High to Output Active	Min	45	50	55	70	90	120	ns





Figure 11. BYTE# Timings for Read Operations



Note:

Refer to the Erase/Program Operations table for t_{AS} and t_{AH} specifications.


Figure 12. BYTE# Timings for Write Operations



Erase/Program Operations

Paran	neter						Speed	Options	s		
JEDEC	Std	Description			-45	-50	-55	-70	-90	-120	Unit
t _{AVAV}	t _{WC}	Write Cycle Time (Note 1)		Min	45	50	55	70	90	120	ns
t _{AVWL}	t _{AS}	Address Setup Time		Min	0				•	ns	
t_{WLAX}	t _{AH}	Address Hold Time		Min	45	45	45	45	45	50	ns
t _{DVWH}	t _{DS}	Data Setup Time		Min	25	25	25	30	45	50	ns
t_{WHDX}	t _{DH}	Data Hold Time		Min				0			ns
	t _{OES}	Output Enable Setup Time		Min				0			ns
t _{GHWL}	t _{GHWL}	Read Recovery Time Before Write (OE# High to WE# Low)		Min				0			ns
t _{ELWL}	t _{CS}	CE# Setup Time		Min				0			ns
t _{WHEH}	t _{CH}	CE# Hold Time		Min	0					ns	
t_{WLWH}	t _{WP}	Write Pulse Width		Min	30	30	30	35	45	50	ns
t_{WHWL}	t _{WPH}	Write Pulse Width High		Min	20						ns
t	t	Programming Operation	Byte	Тур				7			116
t _{WHWH1}	t _{WHWH1}	(Note 2)	Word	Тур			-	12			μs
t _{WHWH2}	t _{WHWH2}	Sector Erase Operation (Note	2)	Тур				1			sec
	t _{VCS}	V _{CC} Setup Time (Note 1)	V _{CC} Setup Time (Note 1)		50						μs
	t _{RB}	Recovery Time from RY/BY#		Min	0						ns
	t _{BUSY}	Program/Erase Valid to RY/BY	/# Delay	Max	30	30	30	30	35	50	ns


- 1. Not 100% tested.
- 2. See the "Erase and Programming Performance" section for more information.



- 1. $PA = program \ address, PD = program \ data, D_{OUT}$ is the true data at the program address.
- 2. Illustration shows device in word mode.


Figure 13. Program Operation Timings





- 1. SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see "Write Operation Status").
- 2. Illustration shows device in word mode.


Figure 14. Chip/Sector Erase Operation Timings



Note:

VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.

Figure 15. Data# Polling Timings (During Embedded Algorithms)




Note:

VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle.

Figure 16. Toggle Bit Timings (During Embedded Algorithms)





Note:

The system may use either CE# or OE# to toggle DQ2 and DQ6. DQ2 toggles only when read at an address within an erase-suspended sector.

Figure 17. DQ2 vs. DQ6

Temporary Sector Unprotect

	Parameter					
	JEDEC	Std	Description		All Speed Options	Unit
Ī		t _{VIDR}	V _{ID} Rise and Fall Time (See Note)	Min	500	ns
		t _{RSP}	RESET# Setup Time for Temporary Sector Unprotect	Min	4	μs

Note: Not 100% tested.





Figure 18. Temporary Sector Unprotect Timing Diagram

Alternate CE# Controlled Erase/Program Operations

Parar	neter						Speed (Options	3		
JEDEC	Std	Description			-45	-50	-55	-70	-90	-120	Unit
t _{AVAV}	t _{WC}	Write Cycle Time (Note 1)		Min	45	50	55	70	90	120	ns
t _{AVEL}	t _{AS}	Address Setup Time		Min	0				•	ns	
t _{ELAX}	t _{AH}	Address Hold Time	Address Hold Time		45	45	45	45	45	50	ns
t _{DVEH}	t _{DS}	Data Setup Time	Data Setup Time		25	25	25	30	45	50	ns
t _{EHDX}	t _{DH}	Data Hold Time		Min	0						ns
	t _{OES}	Output Enable Setup Time		Min	0						ns
t _{GHEL}	t _{GHEL}	Read Recovery Time Before Write (OE# High to WE# Low)		Min	0					ns	
t _{WLEL}	t _{WS}	WE# Setup Time		Min	0					ns	
t _{EHWH}	t _{WH}	WE# Hold Time		Min	0					ns	
t _{ELEH}	t _{CP}	CE# Pulse Width		Min	30	30	30	35	45	50	ns
t _{EHEL}	t _{CPH}	CE# Pulse Width High		Min			2	0			ns
		Programming Operation	Programming Operation Byte				-	7			
t _{WHWH1}	t _{WHWH1}	(Note 2)	Word	Тур	12					μs	
t _{WHWH2}	t _{WHWH2}	Sector Erase Operation (Not	e 2)	Тур			-	1			sec

- 1. Not 100% tested.
- 2. See the "Erase and Programming Performance" section for more information.





- 1. $PA = Program \ Address, \ PD = Program \ Data, \ SA = Sector \ Address, \ DQ7\# = Complement \ of \ Data \ Input, \ D_{OUT} = Array \ Data.$
- 2. Figure indicates the last two bus cycles of the command sequence, with the device in word mode.

Figure 19. Alternate CE# Controlled Write Operation Timings

ERASE AND PROGRAMMING PERFORMANCE

Parameter		Typ (Note 1)	Max (Note 2)	Unit	Comments
Sector Erase Time		1.0	8	S	Excludes 00h programming
Chip Erase Time		11		s	prior to erasure
Byte Programming Time		7	300	μs	
Word Programming Time	Word Programming Time		500	μs	Excludes system level
Chip Programming Time	Byte Mode	3.6	10.8	S	overhead (Note 5)
(Note 3)	Word Mode	3.1	9.3	S	

Notes:

- Typical program and erase times assume the following conditions: 25°C, 5.0 V V_{CC}, 1,000,000 cycles. Additionally, programming typicals assume checkerboard pattern.
- 2. Under worst case conditions of 90°C, V_{CC} = 4.5 V, 1,000,000 cycles.
- 3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes program faster than the maximum program times listed.
- 4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
- 5. System-level overhead is the time required to execute the four-bus-cycle sequence for the program command. See Table 5 for further information on command definitions.
- 6. The device has a guaranteed minimum erase and program cycle endurance of 1,000,000 cycles.

LATCHUP CHARACTERISTICS

Description	Min	Max
Input voltage with respect to V_{SS} on all pins except I/O pins (including A9, OE#, and RESET#)	-1.0 V	12.5 V
Input voltage with respect to V _{SS} on all I/O pins	−1.0 V	V _{CC} + 1.0 V
V _{CC} Current	−100 mA	+100 mA

Includes all pins except V_{CC} . Test conditions: $V_{CC} = 5.0 \text{ V}$, one pin at a time.

TSOP AND SO PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Тур	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0	6	7.5	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0	8.5	12	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0	7.5	9	pF

Notes:

- 1. Sampled, not 100% tested.
- 2. Test conditions $T_A = 25$ °C, f = 1.0 MHz.


DATA RETENTION

Parameter	Test Conditions	Min	Unit
Minimum Pattern Data Retention Time	150°C	10	Years
	125°C	20	Years



PHYSICAL DIMENSIONS

TS 048—48-Pin Standard Thin Small Outline Package



Package	TS 48			
Jedec	MO-142 (B) DD			
Symbol	MIN	NDM	MAX	
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
b1	0.17	0.20	0.23	
b	0.17	0.22	0.27	
⊂1	0.10	_	0.16	
С	0.10	_	0.21	
D	19.80	20.00	20.20	
D1	18.30	18.40	18.50	
E	11.90	12.00	12.10	
е	0.50 BASIC			
L	0.50	0.60	0.70	
θ	0°	3°	5*	
R	0.08	_	0.20	
N	48			

NOTES:

CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm).
(DIMENSIONING AND TOLERANCING CONFORMS TO ANSI Y14.5M-1982)

PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).

A PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.

TO BE DETERMINED AT THE SEATING PLANE [-C-]. THE SEATING PLANE IS
DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS
ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.

DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION, ALLOWABLE MOLD PROTUSION IS 0.15mm (.0059") PER SIDE.

DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTUSION. ALLOWABLE DAMBAR PROTUSION SHALL BE 0.08mm (0.0031") TOTAL IN EXCESS OF 6 DIMENSION AT MAX. MATERIAL CONDITION. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm (0.0028").


THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm (.0039") AND 0.25mm (0.0098") FROM THE LEAD TIP.

8. LEAD COPLANARITY SHALL BE WITHIN 0.10mm (0.004") AS MEASURED FROM THE SEATING PLANE.

DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

PHYSICAL DIMENSIONS

SO 044—44-Pin Small Outline Package



PACKAGE	SO 044			
JEDEC	MO-180 (A) AA			
SYMBOL	MIN	NDM	MAX	
Α	_	_	2.80	
A1	0.15	0.23	0.35	
A2	2.17	2.30	2.45	
b	0.35	ı	0.50	
b1	0.35	0.40	0.45	
С	0.10	_	0.21	
c 1	0.10	0.15	0.18	
D	28.00	28.20	28.40	
E	15.70	16.00	16.30	
E1	13.10	13.30	13.50	
е	1.27 BSC			
L	0.60	0.80	1.00	
R	0.09	_	_	
θ	0*	4*	8•	

NOTES:

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm).
- 2. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994.
- PIN 1 IDENTIFIER FOR STANDARD FORM (DIE UP) OR REVERSE FORM (DIE DOWN) PINOUTS.
- DATUMS A AND B AND DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.
- DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER END.
- DIMENSION "E1" DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 mm PER SIDE.
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION/INTRUSION.
 ALLOWABLE DAMBAR PROTRUSION SHALL NOT EXCEED 0.15 mm
 PER SIDE. DAMBAR INTRUSION SHALL NOT REDUCE DIMENSION
 6 BY MORE THAN 0.07 mm AT LEAST MATERIAL CONDITION.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 mm AND 0.25 mm FROM THE LEAD TIPS.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE.
- dimension "e"is measured at the centerline of the leads.
- 11. LEAD COPLANARITY SHALL BE WITHIN 0.10 mm AS MEASURED FROM THER SEATING PLANE.



REVISION SUMMARY

Revision A (August 1997)

Initial release.

Revision B (October 1997)

Global

Added -55 and -60 speed options, deleted -65 speed option. Changed data sheet designation from Advance Information to Preliminary.

Connection Diagrams

Corrected pinouts on all packages: deleted A18.

Table 1, Device Bus Operations

Revised to indicate inputs for both CE# and RESET# are required for standby mode.

Sector Protection/Unprotection

Corrected text to indicate that these functions can only be implemented using programming equipment.

Program Command Sequence

Changed to indicate Data# Polling is active for 2 μ s after a program command sequence if the sector specified is protected.

Sector Erase Command Sequence and DQ3: Sector Erase Timer

Corrected sector erase timeout to 50 µs.

Erase Suspend Command

Changed to indicate that the device suspends the erase operation a maximum of 20 μ s after the rising edge of WE#.

DC Characteristics

Changed to indicate V_{ID} min and max values are 11.5 to 12.5 V,with a V_{CC} test condition of 5.0 V. Revised I_{LIT} to 50 μ A. Added I_{CC4} specification. Added typical values to TTL/NMOS table. Revised CMOS typical standby current (I_{CC3}).

Figure 14: Chip/Sector Erase Operation Timings; Figure 19: Alternate CE# Controlled Write Operation Timings

Corrected hexadecimal values in address and data waveforms.

AC Characteristics, Erase/Program Operations

Corrected t_{AH} specification for -90 speed option to 45 ns.

Erase and Programming Performance

Corrected word and chip programming times.

Revision C (January 1998)

Global

Formatted for consistency with other 5.0 volt-only data sheets.

AC Characteristics

Changed t_{DF} and T_{FLQZ} to 15 ns for -55 speed option.

Revision C+1 (February 1998)

Table 2, Top Boot Block Sector Address Table

Corrected the sector size for SA10 to 16 Kbytes/8 Kwords.

DC Characteristics—TTL/NMOS Compatible

Deleted Note 4.

Revision C+2 (April 1998)

Distinctive Characteristics

Changed minimum 100K write/erase cycles guaranteed to 1,000,000.

Product Selector Guide, Ordering Information

Added 55 ns ±10% speed option.

AC Characteristics

Word/Byte Configuration: Changed t_{FHQV} specification for 55 ns device.

Erase/Program Operations: Changed t_{WHWH1} word mode specification to 12 µs. Corrected the notes reference for t_{WHWH1} and t_{WHWH2} . These parameters are 100% tested. Corrected the note reference for t_{VCS} . This parameter is not 100% tested.

Changed t_{DS} and t_{CP} specifications for 55 ns device.

Alternate CE# Controlled Erase/Program Operations: Changed t_{WHWH1} word mode specification to 12 μs. Corrected the notes reference for t_{WHWH1} and t_{WHWH2}. These parameters are 100% tested.

Changed t_{DS} and t_{CP} specifications for 55 ns device.

Temporary Sector Unprotect Table

Added note reference for t_{VIDR} . This parameter is not 100% tested.

Erase and Programming Performance

Changed minimum 100K program and erase cycles guaranteed to 1,000,000.

Revision C+3 (June 1998)

Distinctive Characteristics

High Performance: Changed "Access times as fast as 55 ns" to "Access times as fast as 45 ns".

General Description

Third paragraph: Added 45 ns to access times.

Product Selector Guide

Added the -45 speed option for V_{CC} = 5.0 V ± 5% and the -55 speed option for V_{CC} = 5.0 V ± 10%.

Ordering Information

Added "Special Designation" to "Optional Processing" heading; added "0" for 55 ns 10% VCC, deleted burn-in. Burn-in is available by contacting an AMD representative.

Added -55 \pm 10% and -45 speed options to the list of valid combinations. Added extended temperature ratings to -55 \pm 5% valid combinations.

Table 1, Device Bus Operations

Changed the BYTE#=V_{IL} input for DQ8–DQ15 during temporary sector unprotect to "don't care" (X).

Figure 6. Maximum Negative Undershoot Waveform

Corrected figure title.

Table 7, Test Specifications

Test load capacitance: Removed 55 ns speed option from and added -45 speed option to the 30 pF.

DC Characteristics

Removed $V_{CC} = V_{CC \text{ max}}$ test condition for $I_{CC1} - I_{CC3}$. V_{CC} max is only valid for max specs.

AC Characteristics

Added the -45 speed option.

Revision C+4 (August 1998)

Ordering Information

Added extended temperature combinations to the -55, $\pm 10\%$ speed option.

Deleted the -60 speed option.

Revision D (January 1999)

Distinctive Characteristics

Added:

- 20-year data retention at 125°C
 - Reliable operation for the life of the system

DC Characteristics—TTL/NMOS Compatible

 I_{CC1} , I_{CC2} , I_{CC3} : Added Note 2 "Maximum I_{CC} specifications are tested with $V_{CC} = V_{CCmax}$ ".

DC Characteristics—CMOS Compatible

 I_{CC1} , I_{CC2} , I_{CC3} : Added Note 2 "Maximum I_{CC} specifications are tested with $V_{CC} = V_{CCmax}$ ".

Erase and Programming Performance

Deleted "(4.75 V for -45 and -55xx0)" from Note 2.

Revision D+1 (July 2, 1999)

Global

Added references to availability of device in Known Good Die (KGD) form.

Revision E (November 15, 1999)

AC Characteristics—Figure 13. Program Operations Timing and Figure 14. Chip/Sector Erase Operations

Deleted t_{GHWL} and changed OE# waveform to start at high.

Physical Dimensions

Replaced figures with more detailed illustrations.

Revision E+1 (November 30, 2000)

Added table of contents. Reinserted revision summaries for revisions A and B.

Revision E+2 (June 4, 2004)

Ordering Information

Added Pb-Free OPNs

Revision E+3 (December 22, 2005)

Global

Deleted 150 ns speed option and reverse TSOP package from document.

Revision E4 (May 18, 2006)

Added "Not recommended for new designs" note.

AC Characteristics

Changed t_{BUSY} specification to maximium value.

Revision E5 (November 1, 2006)

Deleted "Not recommended for new designs" note and Retired Product designation.

Revision E6 (March 3, 2009)

Global

Added obsolescence information.

Revision E7 (August 3, 2009)

Global

Removed obsolescence information.



Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 1997–2005 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD logo, and combinations thereof are registered trademarks of Advanced Micro Devices, Inc. Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Copyright © 2006-2009 Spansion Inc. All rights reserved. Spansion[®], the Spansion logo, MirrorBit[®], MirrorBit[®] Eclipse[™], ORNAND[™], EcoRAM[™] and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Flash Memory category:

Click to view products by Cypress manufacturer:

Other Similar products are found below:

MBM29F200TC-70PFTN-SFLE1 MBM29F400BC-70PFTN-SFLE1 MBM29F800BA-90PF-SFLE1 8 611 200 906 9990933135

AM29F200BB-90DPI 1 AT25DF021A-MHN-Y AT25DF256-SSHN-T EAN62691701 N25Q512A83G1240F P520366230636 8 905 959

076T 8 905 959 252 8 925 850 296 260332-002 04 S29AL008J55BFIR20 S29AL008J55TFIR23 S29AL008J70BFI010

S29AL008J70BFI013 S29AL032D90TFA040 S29AS016J70BHIF40 S29GL064N90TFI013 S29PL064J55BFI120 S76MSA90222AHD000

S99AL016D0019 9990932415 A2C53026990 SST39VF400A-70-4I-MAQE AM29F400BB-55SF0 AM29F400BB-55SI MBM29F400BC-90PFVGTSFLE1 MBM29F800BA-70PFTN-SFLE1 MBM29F800TA-90PFCN-SFLE1 AT25DF011-MAHN-T AT25DN011-MAHF-T

AT45DQ161-SHFHB-T RP-SDCCTH0 S29AL016J70TFN013 S29CD016J0MQFM110 S29GL032N90BFI042 S29GL032N90FAI033

S29GL064N90TFI023 S29GL128S10GHIV20 S29PL127J70BAI020 S34ML01G200GHI000 S34ML02G200TFI003 S34MS02G200BHI000

S34MS02G200TFI000 S71VS256RC0AHK4L0 AT25SF041-MHD-T