## Features

■ 256-Kbit ferroelectric random access memory (F-RAM) logically organized as $32 \mathrm{~K} \times 8$

- High-endurance 100 trillion ( $10^{14}$ ) read/writes

口 151-year data retention (See Data Retention and Endurance on page 13)
$\square$ NoDelay ${ }^{\text {TM }}$ writes
$\square$ Advanced high-reliability ferroelectric process

- Fast two-wire serial interface $\left(\mathrm{I}^{2} \mathrm{C}\right)$
a Up to $3.4-\mathrm{MHz}$ frequency ${ }^{[1]}$
$\square$ Direct hardware replacement for serial EEPROM
- Supports legacy timings for 100 kHz and 400 kHz
- Device ID
- Manufacturer ID and Product ID

■ Low-power consumption
व $175 \mu \mathrm{~A}$ active current at 100 kHz
口 $150 \mu \mathrm{~A}$ standby current

- $8 \mu \mathrm{~A}$ sleep mode current

■ Low-voltage operation: $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ to 3.6 V
■ Automotive-A temperature: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

- 8-pin small outline integrated circuit (SOIC) package

■ Restriction of hazardous substances (RoHS) compliant

## Functional Description

The CY15B256J is a 256-Kbit nonvolatile memory employing an advanced ferroelectric process. An F-RAM is nonvolatile and performs reads and writes similar to a RAM. It provides reliable data retention for 151 years while eliminating the complexities, overhead, and system-level reliability problems caused by EEPROM and other nonvolatile memories.

Unlike EEPROM, the CY15B256J performs write operations at bus speed. No write delays are incurred. Data is written to the memory array immediately after each byte is successfully transferred to the device. The next bus cycle can commence without the need for data polling. In addition, the product offers substantial write endurance compared with other nonvolatile memories. F-RAM also exhibits much lower power during writes than EEPROM because write operations do not require an internally elevated power supply voltage for write circuits. The CY15B256J is capable of supporting $10^{14}$ read/write cycles, or 100 million times more write cycles than EEPROM.
These capabilities make the CY15B256J ideal for nonvolatile memory applications, requiring frequent or rapid writes. Examples range from data logging, where the number of write cycles may be critical, to demanding industrial controls where the long write time of EEPROM can cause data loss. The combination of features allows more frequent data writing with less overhead for the system.
The CY15B256J provides substantial benefits to users of serial EEPROM as a hardware drop-in replacement. The device incorporates a read-only Device ID that allows the host to determine the manufacturer, product density, and product revision. The device specifications are guaranteed over an Automotive-A temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
For a complete list of related documentation, click here.

## Logic Block Diagram



Note

1. The CY15B256J does not meet the NXP $I^{2} \mathrm{C}$ specification in the Fast-mode Plus (Fm+, 1 MHz ) for $\mathrm{I}_{\mathrm{OL}}$ and in the High Speed Mode (Hs-mode, 3.4 MHz ) for $\mathrm{V}_{\text {hys }}$ Refer to DC Electrical Characteristics on page 12 for more details.

## Contents

Pinout ..... 3
Pin Definitions ..... 3
Functional Overview ..... 4
Memory Architecture ..... 4
Two-wire Interface ..... 4
STOP Condition (P) ..... 5
START Condition (S) ..... 5
Data/Address Transfer ..... 5
Acknowledge/No-acknowledge ..... 6
High-Speed Mode (Hs-Mode) ..... 6
Slave Device Address ..... 7
Addressing Overview ..... 7
Data Transfer ..... 7
Memory Operation ..... 8
Write Operation ..... 8
Read Operation ..... 9
Sleep Mode ..... 10
Device ID ..... 11
Maximum Ratings ..... 12
Operating Range ..... 12
DC Electrical Characteristics ..... 12
Data Retention and Endurance ..... 13
Capacitance ..... 13
Thermal Resistance ..... 13
AC Test Loads and Waveforms ..... 13
AC Test Conditions ..... 13
AC Switching Characteristics ..... 14
Power Cycle Timing ..... 15
Ordering Information ..... 16
Ordering Code Definitions ..... 16
Package Diagram ..... 17
Acronyms ..... 18
Document Conventions ..... 18
Units of Measure ..... 18
Document History Page ..... 19
Sales, Solutions, and Legal Information ..... 21
Worldwide Sales and Design Support ..... 21
Products ..... 21
PSoC® Solutions ..... 21
Cypress Developer Community ..... 21
Technical Support ..... 21

## Pinout

Figure 1. 8-pin SOIC Pinout


## Pin Definitions

| Pin Name | I/O Type | Description |
| :---: | :---: | :--- |
| A0-A2 | Input | Device Select Address 0-2. These pins are used to select one of up to eight devices of the same type <br> on the same two-wire bus. To select the device, the address value on the three pins must match the <br> corresponding bits contained in the slave address. The address pins are pulled down internally. |
| SDA | Input/Output | Serial Data Address. This is a bidirectional pin for the two-wire interface. It is open-drain and is <br> intended to be wire-AND'd with other devices on the two-wire bus. The input buffer incorporates a <br> Schmitt trigger for noise immunity and the output driver includes slope control for falling edges. An <br> external pull-up resistor is required. |
| SCL | Input | Serial Clock. The serial clock pin for the two-wire interface. Data is clocked out of the part on the falling <br> edge, and into the device on the rising edge. The SCL input also incorporates a Schmitt trigger input <br> for noise immunity. |
| WP | Input | Write Protect. When tied to $\mathrm{V}_{\mathrm{DD}}$, addresses in the entire memory map will be write-protected. When <br> WP is connected to ground, all addresses are write enabled. This pin is pulled down internally. |
| $\mathrm{V}_{\mathrm{SS}}$ | Power supply | Ground for the device. Must be connected to the ground of the system. |
| $\mathrm{V}_{\mathrm{DD}}$ | Power supply | Power supply input to the device. |

## Functional Overview

The CY15B256J is a serial F-RAM memory. The memory array is logically organized as $32,768 \times 8$ bits and is accessed using a two-wire $\left(1^{2} \mathrm{C}\right)$ interface. The functional operation of the F-RAM is similar to serial EEPROM. The major difference between the CY15B256J and a serial EEPROM with the same pinout is the F-RAM's superior write performance, high endurance, and low power consumption.

## Memory Architecture

When accessing the CY15B256J, the user addresses 32 K locations of eight data bits each. These eight data bits are shifted in or out serially. The addresses are accessed using the two-wire protocol, which includes a slave address (to distinguish other non-memory devices) and a two-byte address. The upper MSB bit of the address range is 'don't care' value. The complete address of 15 bits specifies each byte address uniquely.
The access time for the memory operation is essentially zero, beyond the time needed for the serial protocol. That is, the memory is read or written at the speed of the two-wire bus. Unlike a serial EEPROM, it is not necessary to poll the device for a ready condition because writes occur at bus speed. By the time a new bus transaction can be shifted into the device, a write operation is complete. This is explained in more detail in Memory Operation on page 8.

## Two-wire Interface

The CY15B256J employs a bidirectional two-wire bus protocol using few pins or board space. Figure 2 illustrates a typical system configuration using the CY15B256J in a microcontroller-based system. The two-wire bus is familiar to many users but is described in this section.
By convention, any device that is sending data to the bus is the transmitter while the target device for this data is the receiver. The device that is controlling the bus is the master. The master is responsible for generating the clock signal for all operations. Any device on the bus that is being controlled is a slave. The CY15B256J is always a slave device.
The bus protocol is controlled by transition states in the SDA and SCL signals. There are four conditions including START, STOP, data bit, or acknowledge. Figure 3 on page 5 and Figure 4 on page 5 illustrate the signal conditions that specify the four states. Detailed timing diagrams are shown in the electrical specifications section.
The CY15B256J does not meet the NXP I ${ }^{2}$ C specification in the Fast-mode Plus ( $\mathrm{Fm}+, 1 \mathrm{MHz}$ ) for $\mathrm{I}_{\mathrm{OL}}$ and in the High Speed Mode (Hs-mode, 3.4 MHz) for $\mathrm{V}_{\text {hys }}$. Refer to DC Electrical Characteristics on page 12 for more details.

Figure 2. System Configuration using Serial ( $\left.\mathbf{I}^{2} \mathrm{C}\right)$ F-RAM


## STOP Condition (P)

A STOP condition is indicated when the bus master drives SDA from low to HIGH while the SCL signal is HIGH. All operations using the CY15B256J should end with a STOP condition. If an operation is in progress when a STOP is asserted, the operation will be aborted. The master must have control of the SDA (not a memory read) to assert a STOP condition.

## START Condition (S)

A START condition is indicated when the bus master drives SDA from HIGH to LOW while the SCL signal is HIGH. All commands should be preceded by a START condition. An operation in progress can be aborted by asserting a START condition at any time. Aborting an operation using the START condition will ready the CY15B256J for a new operation.
If the power supply drops below the specified $\mathrm{V}_{\mathrm{DD}}$ minimum during operation, the system should issue a START condition prior to performing another operation.

Figure 3. START and STOP Conditions


## Data/Address Transfer

All data transfers (including addresses) take place while the SCL signal is HIGH. Except under the three conditions described above, the SDA signal should not change while SCL is HIGH.

Figure 4. Data Transfer on the $I^{2} C$ Bus


## Acknowledge/No-acknowledge

The acknowledge takes place after the 8th data bit has been transferred in any transaction. During this state the transmitter should release the SDA bus to allow the receiver to drive it. The receiver drives the SDA signal LOW to acknowledge receipt of the byte. If the receiver does not drive SDA LOW, the condition is a no-acknowledge and the operation is aborted.

The receiver will fail to acknowledge for two distinct reasons, the first being that a byte transfer fails. In this case, the no-acknowledge ceases the current operation so that the part
can be addressed again. This allows the last byte to be recovered in the event of a communication error.

The second and most common reason is that, the receiver does not acknowledge to deliberately end an operation. For example, during a read operation, the CY15B256J will continue to place data on the bus as long as the receiver sends acknowledges (and clocks). When a read operation is complete and no more data is needed, the receiver must not acknowledge the last byte. If the receiver acknowledges the last byte, this causes the CY15B256J to attempt to drive the bus on the next clock while the master is sending a new command such as STOP.

Figure 5. Acknowledge on the $I^{2} C$ Bus


## High-Speed Mode (Hs-Mode)

The CY15B256J supports a $3.4-\mathrm{MHz}$ high-speed mode. A master code (00001XXXb) must be issued to place the device
into the high-speed mode. Communication between master and slave will then be enabled for speeds up to 3.4 MHz . A STOP condition will exit Hs-mode. Single- and multiple-byte reads and writes are supported.

Figure 6. Data Transfer Format in Hs-Mode


## Slave Device Address

The first byte that the CY15B256J expects after a START condition is the slave address. As shown in Figure 7, the slave address contains the device type or slave ID, the device select address bits, and a bit that specifies if the transaction is a read or a write.

Bits 7-4 are the device type (slave ID) and should be set to 1010b for the CY15B256J. These bits allow other function types to reside on the two-wire bus within an identical address range. Bits $3-1$ are the device select address bits. They must match the corresponding value on the external address pins to select the device. Up to eight CY15B256J devices can reside on the same two-wire bus by assigning a different address to each. Bit 0 is the read/write bit ( $R / W$ ). $R / W=$ ' 1 ' indicates a read operation and $R / W=$ ' 0 ' indicates a write operation.

Figure 7. Memory Slave Device Address


## Addressing Overview

After the CY15B256J (as receiver) acknowledges the slave address, the master can place the memory address on the bus for a write operation. The address requires two bytes. The complete 15 -bit address is latched internally. Each access causes the latched address value to be incremented automatically. The current address is the value that is held in the latch; either a newly written value or the address following the last access. The current address will be held for as long as power remains or until a new value is written. Reads always use the current address. A random read address can be loaded by beginning a write operation as explained below.
After transmission of each data byte, just prior to the acknowledge, the CY15B256J increments the internal address latch. This allows the next sequential byte to be accessed with no additional addressing. After the last address (7FFFh) is reached, the address latch will roll over to 0000h. There is no limit to the number of bytes that can be accessed with a single read or write operation.

## Data Transfer

After the address bytes have been transmitted, data transfer between the bus master and the CY15B256J can begin. For a read operation the CY15B256J will place 8 data bits on the bus then wait for an acknowledge from the master. If the acknowledge occurs, the CY15B256J will transfer the next sequential byte. If the acknowledge is not sent, the CY15B256J will end the read operation. For a write operation, the CY15B256J will accept 8 data bits from the master then sends an acknowledge. All data transfer occurs MSB (most significant bit) first.

## Memory Operation

The CY15B256J is designed to operate in a manner very similar to other two-wire interface memory products. The major differences result from the higher performance write capability of F-RAM technology. These improvements result in some differences between the CY15B256J and a similar configuration EEPROM during writes. The complete operation for both writes and reads is explained below.

## Write Operation

All writes begin with a slave address, then a memory address. The bus master indicates a write operation by setting the LSB of the slave address ( $R / \bar{W}$ bit) to a ' 0 '. After addressing, the bus master sends each byte of data to the memory and the memory generates an acknowledge condition. Any number of sequential bytes may be written. If the end of the address range is reached internally, the address counter will wrap from 7FFFh to 0000h.
Unlike other nonvolatile memory technologies, there is no effective write delay with F-RAM. Since the read and write access times of the underlying memory are the same, the user experiences no delay through the bus. The entire memory cycle
occurs in less time than a single bus clock. Therefore, any operation including read or write can occur immediately following a write. Acknowledge polling, a technique used with EEPROMs to determine if a write is complete is unnecessary and will always return a ready condition.
Internally, an actual memory write occurs after the 8th data bit is transferred. It will be complete before the acknowledge is sent. Therefore, if the user desires to abort a write without altering the memory contents, this should be done using START or STOP condition prior to the 8th data bit. The CY15B256J uses no page buffering.

The memory array can be write-protected using the WP pin. Setting the WP pin to a HIGH condition ( $\mathrm{V}_{\mathrm{DD}}$ ) will write-protect all addresses. The CY15B256J will not acknowledge data bytes that are written to protected addresses. In addition, the address counter will not increment if writes are attempted to these addresses. Setting WP to a LOW state $\left(\mathrm{V}_{\mathrm{SS}}\right)$ will disable the write protect. WP is pulled down internally.
Figure 8 and Figure 9 below illustrate a single-byte and multiple-byte write cycles in Fast-mode Plus (Fm+). Figure 10 below illustrate a single-byte write cycles in Hs mode.

Figure 8. Single-Byte Write


Figure 9. Multi-Byte Write


Figure 10. Hs-Mode Byte Write


## Read Operation

There are two basic types of read operations. They are current address read and selective address read. In a current address read, the CY15B256J uses the internal address latch to supply the address. In a selective read, the user performs a procedure to set the address to a specific value.

## Current Address \& Sequential Read

As mentioned above the CY15B256J uses an internal latch to supply the address for a read operation. A current address read uses the existing value in the address latch as a starting place for the read operation. The system reads from the address immediately following that of the last operation.
To perform a current address read, the bus master supplies a slave address with the LSB set to a ' 1 '. This indicates that a read operation is requested. After receiving the complete slave address, the CY15B256J will begin shifting out data from the current address on the next clock. The current address is the value held in the internal address latch.

Beginning with the current address, the bus master can read any number of bytes. Thus, a sequential read is simply a current
address read with multiple byte transfers. After each byte the internal address counter will be incremented.

Note Each time the bus master acknowledges a byte, this indicates that the CY15B256J should read out the next sequential byte.
There are four ways to properly terminate a read operation. Failing to properly terminate the read will most likely create a bus contention as the CY15B256J attempts to read out additional data onto the bus. The four valid methods are:

1. The bus master issues a no-acknowledge in the 9th clock cycle and a STOP in the 10th clock cycle. This is illustrated in the diagrams below. This is preferred.
2. The bus master issues a no-acknowledge in the 9th clock cycle and a START in the 10th.
3. The bus master issues a STOP in the 9th clock cycle.
4. The bus master issues a START in the 9th clock cycle.

If the internal address reaches 7FFFh, it will wrap around to 0000h on the next read cycle. Figure 11 and Figure 12 below show the proper operation for current address reads.

Figure 11. Current Address Read


Figure 12. Sequential Read


Figure 13. Hs-Mode Current Address Read


## Selective (Random) Read

There is a simple technique that allows a user to select a random address location as the starting point for a read operation. This involves using the first three bytes of a write operation to set the internal address followed by subsequent read operations.

To perform a selective read, the bus master sends out the slave address with the LSB $(R / \bar{W})$ set to 0 . This specifies a write operation. According to the write protocol, the bus master then sends the address bytes that are loaded into the internal address latch. After the CY15B256J acknowledges the address, the bus master issues a START condition. This simultaneously aborts the write operation and allows the read command to be issued with the slave address LSB set to a ' 1 '. The operation is now a current address read.

Figure 14. Selective (Random) Read


## Sleep Mode

A low-power mode called Sleep Mode is implemented on the CY15B256J device. The device will enter this low power state when the Sleep command 86 h is clocked-in. Sleep Mode entry can be entered as follows:

1. The master sends a START command.
2. The master sends Reserved Slave ID 0xF8.
3. The CY15B256J sends an ACK.
4. The master sends the $I^{2} \mathrm{C}$-bus slave address of the slave device it needs to identify. The last bit is a 'Don't care' value ( $\mathrm{R} / \overline{\mathrm{W}}$ bit). Only one device must acknowledge this byte (the one that has the $\mathrm{I}^{2} \mathrm{C}$-bus slave address).
5. The CY15B256J sends an ACK.
6. The master sends a Re-START command.
7. The master sends Reserved Slave ID 0x86.
8. The CY15B256J sends an ACK.
9. The master sends STOP to ensure the device enters sleep mode.
Once in sleep mode, the device draws $I_{z z}$ current, but the device continues to monitor the $I^{2} \mathrm{C}$ pins. Once the master sends a Slave Address that the CY15B256J identifies, it will "wakeup" and be ready for normal operation within $\mathrm{t}_{\text {REC }}(400 \mu \mathrm{~s}$ max.). As an alternative method of determining when the device is ready, the master can send read or write commands and look for an ACK. While the device is waking up, it will NACK the master until it is ready.

Figure 15. Sleep Mode Entry


## Device ID

The CY15B256J device incorporates a means of identifying the device by providing three bytes of data, which are manufacturer, product ID, and die revision. The Device ID is read-only. It can be accessed as follows:

1. The master sends a START command.
2. The master sends Reserved Slave ID 0xF8
3. The CY15B256J sends an ACK.
4. The master sends the $I^{2} C$-bus slave address of the slave device it needs to identify. The last bit is a 'Don't care' value ( $\mathrm{R} / \overline{\mathrm{W}}$ bit). Only one device must acknowledge this byte (the one that has the $\mathrm{I}^{2} \mathrm{C}$-bus slave address).
5. The CY15B256J sends an ACK.
6. The master sends a Re-START command.
7. The master sends Reserved Slave ID 0xF9.
8. The CY15B256J sends an ACK.
9. The Device ID Read can be done, starting with the 12 manufacturer bits, followed by the 9 part identification bits, and then the 3 die revision bits.
10.The master ends the Device ID read sequence by NACKing the last byte, thus resetting the slave device state machine and allowing the master to send the STOP command.
Note The reading of the Device ID can be stopped anytime by sending a NACK command.

Table 1. Device ID

| Device ID (3 bytes) | Device ID Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} 23-12 \\ (12 \text { bits }) \end{gathered}$ | $\begin{gathered} 11-8 \\ (4 \text { bits }) \end{gathered}$ | $\begin{gathered} 7-3 \\ (5 \text { bits }) \end{gathered}$ | $\begin{gathered} 2-0 \\ (3 \text { bits }) \end{gathered}$ |
|  | Manufacturer ID | Product ID |  |  |
|  |  | Density | Variation | Die Rev |
| 004221h | 000000000100 | 0010 | 00100 | 001 |

Note Product ID bits 0 and 4 are reserved.
Figure 16. Read Device ID


## Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.
Storage temperature $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Maximum accumulated storage time
At $125^{\circ} \mathrm{C}$ ambient temperature
1000 h
At $85^{\circ} \mathrm{C}$ ambient temperature
10 Years
Ambient temperature
with power applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply voltage on $V_{D D}$ relative to $\mathrm{V}_{S S}$ $\qquad$ -1.0 V to +4.5 V Input voltage* ......... -1.0 V to +4.5 V and $\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{DD}}+1.0 \mathrm{~V}$
DC voltage applied to outputs
in $\mathrm{HI}-\mathrm{Z}$ state
-0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
Transient voltage (<20 ns) on any pin to ground potential $\qquad$ -2.0 V to $\mathrm{V}_{\mathrm{DD}}+2.0 \mathrm{~V}$

Package power dissipation capability ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

Surface mount lead soldering temperature
(3 seconds) $\qquad$ $+260^{\circ} \mathrm{C}$

Electrostatic discharge voltage
Human Body Model (JEDEC Std JESD22-A114-B) $\qquad$ 2 kV
Charged Device Model (JEDEC Std JESD22-C101-A) .......... 500 V
Latch-up current $\qquad$ > 140 mA

* Exception: The " $\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{DD}}+1.0 \mathrm{~V}$ " restriction does not apply to the SCL and SDA inputs.


## Operating Range

| Range | Ambient Temperature (T $\left.\mathbf{T}_{\mathbf{A}}\right)$ | $\mathbf{V}_{\mathbf{D D}}$ |
| :---: | :---: | :---: |
| Automotive- A | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V to 3.6 V |

## DC Electrical Characteristics

Over the Operating Range


## Notes

2. Typical values are at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}}$ (typ). Not $100 \%$ tested.
3. The CY15B256J does not meet the NXP ${ }^{2} \mathrm{C}$ specification in the Fast-mode Plus ( $\mathrm{Fm}+, 1 \mathrm{MHz}$ ) for $\mathrm{I}_{\mathrm{OL}}$ of 20 mA at a $\mathrm{V}_{\mathrm{OL}}$ of 0.4 V .
4. The input pull-down circuit is strong ( $50 \mathrm{k} \Omega$ ) when the input voltage is below $\mathrm{V}_{\mathrm{IL}}$ and weak ( $1 \mathrm{M} \Omega$ ) when the input voltage is above $\mathrm{V}_{\text {IH }}$
5. The CY15B256J does not meet the NXP ${ }^{2} \mathrm{C}$ specification in the High-Speed Mode (Hs-mode, 3.4 MHz ) for $\mathrm{V}_{\text {hys }}$ of $0.1 \times \mathrm{V}_{\mathrm{DD}}$.

## Data Retention and Endurance

| Parameter | Description | Test condition | Min | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{DR}}$ | Data retention | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | 10 | - | Years |
|  |  | $\mathrm{T}_{\mathrm{A}}=75^{\circ} \mathrm{C}$ | 38 | - |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=65^{\circ} \mathrm{C}$ | 151 | - |  |
| $\mathrm{NV}_{\mathrm{C}}$ | Endurance | Over operating temperature | $10^{14}$ | - | Cycles |

## Capacitance

| Parameter ${ }^{[6]}$ | Description | Test Conditions | Max | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IO}}$ | Input/Output pin capacitance <br> (SDA) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}}($ typ $)$ | 8 | pF |
| $\mathrm{C}_{\mathrm{I}}$ |  |  | 6 |  |
|  | Input pin capacitance | pF |  |  |

## Thermal Resistance

| Parameter $^{[6]}$ | Description | Test Conditions | 8-pin SOIC | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\Theta_{\mathrm{JA}}$ | Thermal resistance <br> (junction to ambient) | Test conditions follow standard test methods and <br> procedures for measuring thermal impedance, per <br> EIA/JESD51. | 146 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | Thermal resistance <br> (junction to case) | $\Theta_{\mathrm{JC}}$ | 48 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## AC Test Loads and Waveforms

Figure 17. AC Test Loads and Waveforms


## AC Test Conditions

Input pulse levels ............................................................................................................................................................
Input rise and fall times

Note
6. These parameters are guaranteed by design and are not tested.

## AC Switching Characteristics

Over the Operating Range

| Parameter ${ }^{[7]}$ |  | Description | Fast-mode Plus (Fm+) ${ }^{[9]}$ |  | Hs-mode ${ }^{[9]}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cypress Parameter | Alt. Parameter |  | Min | Max | Min | Max |  |
| $\mathrm{f}_{\mathrm{SCL}}{ }^{[8]}$ |  | SCL clock frequency | - | 1.0 | - | 3.4 | MHz |
| tsu; STA |  | Start condition setup for repeated Start | 260 | - | 160 | - | ns |
| $\mathrm{t}_{\text {H } ; \text { STA }}$ |  | Start condition hold time | 260 | - | 160 | - | ns |
| tow |  | Clock LOW period | 500 | - | 160 | - | ns |
| $\mathrm{t}_{\text {HIGH }}$ |  | Clock HIGH period | 260 | - | 60 | - | ns |
| $\mathrm{t}_{\text {SU; DAT }}$ | tsu;DATA | Data in setup | 50 | - | 10 | - | ns |
| $\mathrm{t}_{\text {HD; }{ }^{\text {DAT }} \text { }}$ | $\mathrm{t}_{\text {HD; }}$ DATA | Data in hold | 0 | - | 0 | 70 | ns |
| $\mathrm{t}_{\mathrm{DH}}$ |  | Data output hold (from SCL at $\mathrm{V}_{\text {IL }}$ ) | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{[10]}$ | $\mathrm{t}_{\mathrm{r}}$ | Input rise time | - | 120 | 10 | 80 | ns |
| $\mathrm{t}_{\mathrm{F}}{ }^{\text {[10] }}$ | $\mathrm{t}_{\mathrm{f}}$ | Input fall time | $20 \times\left(\mathrm{V}_{\mathrm{DD}} / 5.5 \mathrm{~V}\right)$ | 120 | 10 | 80 | ns |
| $\mathrm{t}_{\text {SU }}$; STO |  | STOP condition setup | 260 | - | 160 | - | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | $\mathrm{t}_{\mathrm{VD} ; \text { DATA }}$ | SCL LOW to SDA Data Out Valid | - | 450 | - | 130 | ns |
| $\mathrm{t}_{\mathrm{VD} ; \mathrm{ACK}}$ |  | ACK output valid time | - | 450 | - | 130 | ns |
| $\mathrm{t}_{\mathrm{OF}}{ }^{\text {[10] }}$ |  | Output fall time from $\mathrm{V}_{\text {IH }}$ min to $\mathrm{V}_{\text {IL }} \max$ | $20 \times\left(\mathrm{V}_{\mathrm{DD}} / 5.5 \mathrm{~V}\right)$ | 120 | - | 80 | ns |
| $\mathrm{t}_{\text {BUF }}$ |  | Bus free before new transmission | 500 | - | 300 | - | ns |
| $\mathrm{t}_{\text {SP }}$ |  | Noise suppression time constant on SCL, SDA | 0 | 50 | - | 5 | ns |

Figure 18. Read Bus Timing Diagram


Figure 19. Write Bus Timing Diagram


[^0]
## Power Cycle Timing

Over the Operating Range

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PU }}$ | Power-up $\mathrm{V}_{\mathrm{DD}}(\mathrm{min})$ to first access (START condition) | 250 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {PD }}$ | Last access (STOP condition) to power-down $\left(\mathrm{V}_{\mathrm{DD}}(\min )\right)$ | 0 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{VR}}{ }^{[11,12]}$ | $\mathrm{V}_{\mathrm{DD}}$ power-up ramp rate | 50 | - | $\mu \mathrm{s} / \mathrm{V}$ |
| $\mathrm{t}_{\mathrm{VF}}{ }^{[11,12]}$ | $\mathrm{V}_{\mathrm{DD}}$ power-down ramp rate | 100 | - | $\mu \mathrm{s} / \mathrm{V}$ |
| $\mathrm{t}_{\mathrm{REC}}$ | Recovery time from sleep mode | - | 400 | $\mu \mathrm{~s}$ |

Figure 20. Power Cycle Timing


## Notes

11. Slope measured at any point on the $V_{D D}$ waveform
12. These parameters are guaranteed by design and are not tested.

## Ordering Information

| Ordering Code | Package <br> Diagram | Package Type | Operating <br> Range |
| :--- | :--- | :--- | :--- |
| CY15B256J-SXA | $51-85066$ | 8-pin SOIC | Automotive-A |
| CY15B256J-SXAT | $51-85066$ | 8-pin SOIC |  |

All these parts are Pb -free. Contact your local Cypress sales representative for availability of these parts.

## Ordering Code Definitions



## Package Diagram

Figure 21. 8-pin SOIC (150 Mils) Package Outline, 51-85066


## Acronyms

| Acronym | Description |
| :--- | :--- |
| ACK | Acknowledge |
| CMOS | Complementary Metal Oxide Semiconductor |
| EIA | Electronic Industries Alliance |
| $I^{2} \mathrm{C}$ | Inter-Integrated Circuit |
| I/O | Input/Output |
| JEDEC | Joint Electron Devices Engineering Council |
| LSB | Least Significant Bit |
| MSB | Most Significant Bit |
| NACK | No Acknowledge |
| RoHS | Restriction of Hazardous Substances |
| R/W | Read/Write |
| SCL | Serial Clock Line |
| SDA | Serial Data Access |
| SOIC | Small Outline Integrated Circuit |
| WP | Write Protect |

## Document Conventions

## Units of Measure

| Symbol | Unit of Measure |
| :--- | :--- |
| ${ }^{\circ} \mathrm{C}$ | degree Celsius |
| Hz | hertz |
| Kb | 1024 bit |
| kHz | kilohertz |
| $\mathrm{k} \Omega$ | kilohm |
| MHz | megahertz |
| $\mathrm{M} \Omega$ | megaohm |
| $\mu \mathrm{A}$ | microampere |
| $\mu \mathrm{s}$ | microsecond |
| mA | milliampere |
| ms | millisecond |
| ns | nanosecond |
| $\Omega$ | ohm |
| $\%$ | percent |
| pF | picofarad |
| V | volt |
| W | watt |

## Document History Page

Document Title: CY15B256J, 256-Kbit (32K $\times 8$ ) Automotive Serial ( ${ }^{2} \mathrm{C}$ ) F-RAM
Document Number: 001-90843

| Rev. | ECN No. | Orig. of Change | Submission Date | Description of Change |
| :---: | :---: | :---: | :---: | :---: |
| ** | 4266205 | GVCH | 01/29/2014 | New data sheet. |
| *A | 4390913 | GVCH | 06/20/2014 | Changed status from Advance to Preliminary. <br> Updated Device ID: <br> Updated Table 1: <br> Replaced 004201h with 004221h in "Device ID (3 bytes)" column. <br> Updated Maximum Ratings: <br> Removed "Machine Model" under "Electrostatic Discharge Voltage". <br> Updated DC Electrical Characteristics: <br> Added values in "Typ" for $I_{S B}$ and $I_{Z Z}$ parameters. <br> Splitted $\mathrm{V}_{I H}$ parameter to two rows namely "Input HIGH voltage (SDL, SDA)" and "Input HIGH voltage (WP, A2-A0)". <br> Changed maximum value of $\mathrm{V}_{\mathrm{IH}}$ parameter from " $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ " to <br> " $\mathrm{V}_{\mathrm{DD}}(\mathrm{max})+0.3 \mathrm{~V}$ " corresponding to "SDL, SDA". <br> Changed maximum value of $\mathrm{V}_{I H}$ parameter from " $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ " to <br> " $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ " corresponding to "WP, A2-A0". <br> Removed $\mathrm{V}_{\mathrm{OL} 1}, \mathrm{~V}_{\mathrm{OL} 2}$ parameters and their details. <br> Added $\mathrm{V}_{\mathrm{OL}}$ parameter and its details. <br> Added $\mathrm{V}_{\text {hys }}$ parameter and its details. <br> Updated Capacitance: <br> Removed $\mathrm{C}_{\mathrm{O}}$ parameter and its details. <br> Added $\mathrm{C}_{10}$ parameter and its details. <br> Updated Thermal Resistance: <br> Replaced TBD with values. <br> Updated AC Switching Characteristics: <br> Added values in "Max" column for $\mathrm{t}_{\mathrm{AA}}, \mathrm{t}_{\mathrm{VD} ; \mathrm{ACK}}, \mathrm{t}_{\mathrm{OF}}$ parameters corresponding to "Hs-mode". <br> Added values in "Min" column for $t_{\text {BUF }}$ parameter corresponding to "Hs-mode". Removed Note "In Hs-mode and $\mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$, the $\mathrm{t}_{\mathrm{SU}: \mathrm{DAT}}$ (min.) spec is 15 ns ." and its reference in $t_{\text {SU;DAT }}$ parameter. |
| *B | 4512788 | GVCH | 09/24/2014 | Updated DC Electrical Characteristics: <br> Added Note 3 (for the difference in $\mathrm{I}_{\mathrm{OL}}$ with respect to $\mathrm{I}^{2} \mathrm{C}$ specification) and referred the same note in $V_{\mathrm{OL}}$ parameter. |
| *C | 4571858 | GVCH | 11/18/2014 | Updated DC Electrical Characteristics: <br> Changed minimum value of $\mathrm{V}_{\text {hys }}$ parameter from " $0.1 \times \mathrm{V}_{\mathrm{DD}}$ " to " $0.05 \times \mathrm{V}_{\mathrm{DD}}$ " corresponding to Test Condition "fsCL $=3.4 \mathrm{MHz}$ ". <br> Added Note 5 (for the difference in $\mathrm{V}_{\text {hys }}$ with respect to $\mathrm{I}^{2} \mathrm{C}$ specification) and referred the same note in $\mathrm{V}_{\text {hys }}$ parameter. |
| *D | 4596783 | GVCH | 12/17/2014 | Updated Features: <br> Added Note 1 (for the difference in $\mathrm{I}_{\mathrm{OL}}$ and $\mathrm{V}_{\text {hys }}$ with respect to NXP $\mathrm{I}^{2} \mathrm{C}$ specification) and referred the same note in "Up to $3.4-\mathrm{MHz}$ frequency". <br> Updated Two-wire Interface: <br> Updated description (Added description for the difference in $\mathrm{I}_{\mathrm{OL}}$ and $\mathrm{V}_{\text {hys }}$ with respect to NXP $\mathrm{I}^{2} \mathrm{C}$ specification). |

Document History Page (continued)

| Document Title: CY15B256J, 256-Kbit (32K $\times 8$ ) Automotive Serial ( ${ }^{2} \mathrm{C}$ ) F-RAM Document Number: 001-90843 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Rev. | ECN No. | Orig. of Change | Submission Date | Description of Change |
| *D (cont.) | 4596783 | GVCH | 12/17/2014 | Updated DC Electrical Characteristics: <br> Changed minimum value of $\mathrm{V}_{\text {hys }}$ parameter from " $0.05 \times \mathrm{V}_{\mathrm{DD}}$ " to " $0.06 \times \mathrm{V}_{\mathrm{DD}}$ " corresponding to Test Condition "f $\mathrm{SCL}=3.4 \mathrm{MHz}$ ". <br> Updated Note 3. <br> Updated Note 5 (for the difference in $\mathrm{V}_{\text {hys }}$ with respect to NXP $1^{2} \mathrm{C}$ specification). <br> Updated to new template. <br> Completing Sunset Review. |
| *E | 4786735 | GVCH | 06/04/2015 | Changed status from Preliminary to Final. Updated Package Diagram: spec 51-85066 - Changed revision from *F to *G. |
| *F | 4883131 | ZSK / PSR | 09/03/2015 | Updated Functional Description: <br> Added "For a complete list of related documentation, click here." at the end. <br> Updated Maximum Ratings: <br> Removed "Maximum junction temperature". <br> Added "Maximum accumulated storage time". <br> Added "Ambient temperature with power applied". |
| *G | 5084285 | GVCH | 01/13/2016 | Updated Ordering Information: <br> Updated part numbers. <br> Updated Package Diagram: <br> spec 51-85066 - Changed revision from *G to *H. |
| *H | 5452594 | ZSK | 09/28/2016 | Updated Power Cycle Timing: <br> Changed minimum value of $\mathrm{t}_{\text {PU }}$ parameter from 1 ms to $250 \mu \mathrm{~s}$. Updated to new template. |
| *1 | 6083848 | GVCH | 02/28/2018 | Updated Package Diagram: spec 51-85066 - Changed revision from *H to *I. Updated to new template. |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

| Arm ${ }^{\circledR}$ Cortex ${ }^{\circledR}$ Microcontrollers | cypress.com/arm |
| :--- | ---: |
| Automotive | cypress.com/automotive |
| Clocks \& Buffers | cypress.com/clocks |
| Interface | cypress.com/interface |
| Internet of Things | cypress.com/iot |
| Memory | cypress.com/memory |
| Microcontrollers | cypress.com/mcu |
| PSoC | cypress.com/psoc |
| Power Management ICs | cypress.com/touch |
| Touch Sensing | cypress.com/usb |
| USB Controllers | cypress.com/wireless |

## PSoC ${ }^{\circledR}$ Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

## Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

## Technical Support

cypress.com/support

[^1] the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for F-RAM category:
Click to view products by Cypress manufacturer:
Other Similar products are found below :
FM24C64B-GTR FM25640B-G FM25640B-GTR FM24V05-GTR FM28V020-T28G FM24V02A-GTR FM24W256-GTR FM25V02ADGTR CY15B108QI-20LPXC FM22L16-55-TG FM24C04B-G FM24C04B-GTR FM24C16B-GTR FM24C64B-G FM24CL04B-GTR FM24CL16B-GTR FM24CL64B-GTR FM24W256-G FM25040B-GTR FM25CL64B-GTR FM25L04B-GTR FM25L16B-GTR FM24V10GTR FM25V02A-DG FM25V02A-GTR FM28V020-SG FM31256-G FM31256-GTR FM3164-G MB85R4001ANC-GE1 FM25V01A-GTR FM25V10-GTR FM25W256-GTR FM25W256-G MR45V200BRAZAARL MR48V256CTAZAARL MB85RS512TPNF-G-JNERE1 MB85RC1MTPNF-G-JNERE1 MB85RS128BPNF-G-JNERE1 MB85RS1MTPNF-G-JNERE1 MB85RS64VPNF-G-JNERE1 MB85RC128APNF-G-JNERE1 MB85RC256VPF-G-JNERE2 MB85R4002ANC-GE1 CY15B104QI-20LPXC FM24C16B-G FM24CL64BDG FM25CL64B-DG FM25L16B-DG FM25V05-G


[^0]:    Notes
    7. Test conditions assume signal transition time of 10 ns or less, timing reference levels of $\mathrm{V}_{\mathrm{DD}} / 2$, input pulse levels of 0 to $\mathrm{V}_{\mathrm{DD}}$ (typ), and output loading of the specified $\mathrm{I}_{\mathrm{OL}}$ and 100 pF load capacitance shown in Figure 17 on page 13.
    8. The speed-related specifications are guaranteed characteristic points along a continuous curve of operation from DC to $f_{S C L}$ (max).
    9. Bus Load (Cb) considerations; $\mathrm{Cb}<550 \mathrm{pF}$ for $\mathrm{I}^{2} \mathrm{C}$ clock frequency (SCL) 1 MHz ; $\mathrm{Cb}<100 \mathrm{pF}$ for SCL at 3.4 MHz
    10. These parameters are guaranteed by design and are not tested.

[^1]:    
    
    
    
    
    
    
     of the Software is prohibited.
    
    
    
    
    
    
    
    
    
     liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

