

# **Ultra37000 CPLD Family**

# 5 V and 3.3 V ISR™ High Performance CPLDs

#### **Features**

- In-System Reprogrammable<sup>™</sup> (ISR<sup>™</sup>) CMOS CPLDs
  - □ JTAG interface for reconfigurability
  - □ Design changes do not cause pinout changes
  - Design changes do not cause timing changes
- High Density
  - □ 32 to 512 macrocells
  - ☐ 32 to 264 I/O pins
  - □ 5 dedicated inputs including 4 clock pins
- Simple Timing Model
  - No fanout delays
  - □ No expander delays
  - □ No dedicated vs. I/O pin delays
  - No additional delay through PIM
  - □ No penalty for using full 16 product terms
  - □ No delay for steering or sharing product terms
- 3.3 V and 5 V Versions
- PCI Compatible [1]
- Programmable Bus-hold Capabilities on All I/Os
- Intelligent Product Term Allocator Provides
  - □ 0 to 16 product terms to any macrocell
  - □ Product term steering on an individual basis
  - □ Product term sharing among local macrocells
- Flexible Clocking
  - □ 4 synchronous clocks per device
  - □ Product term clocking
  - Clock polarity control per logic block
- Consistent Package and Pinout Offering across All Densities
  - □ Simplifies design migration
  - □ Same pinout for 3.3 V and 5 V devices
- Packages
  - □ 44 to 256 pins in PLCC, PQFP, TQFP, and Fine-Pitch BGA Packages
  - □ Pb-free packages available

#### General Description

The Ultra37000™ family of CMOS CPLDs provides a range of high density programmable logic solutions with unparalleled system performance. The Ultra37000 family is designed to bring the flexibility, ease of use, and performance of the 22 V10 to high density CPLDs. The architecture is based on a number of logic blocks that are connected by a Programmable Interconnect Matrix (PIM). Each logic block features its own product term array, product term allocator, and 16 macrocells. The PIM distributes signals from the logic block outputs and all input pins to the logic block inputs.

All the Ultra37000 devices are electrically erasable and In-System Reprogrammable (ISR), which simplifies both design and manufacturing flows, thereby reducing costs. The ISR feature provides the ability to reconfigure the devices without having design changes cause pinout or timing changes. The Cypress ISR function is implemented through a JTAG-compliant serial interface. Data is shifted in and out through the TDI and TDO pins, respectively. Because of the superior routability and simple timing model of the Ultra37000 devices, ISR allows users to change existing logic designs while simultaneously fixing pinout assignments and maintaining system performance.

The entire family features JTAG for ISR and boundary scan, and is compatible with the PCI Local Bus specification, meeting the electrical and timing requirements. The Ultra37000 family features user programmable bus-hold capabilities on all I/Os.

#### Ultra37000 5 V Devices

The Ultra37000 devices operate with a 5 V supply and can support 5 V or 3.3 V I/O levels.  $V_{CCO}$  connections provide the capability of interfacing to either a 5 V or 3.3 V bus. By connecting the  $V_{CCO}$  pins to 5 V the user insures 5V TTL levels on the outputs. If  $V_{CCO}$  is connected to 3.3 V the output levels meet 3.3 V JEDEC standard CMOS levels and are 5 V tolerant. These devices require 5 V ISR programming.

#### Ultra37000V 3.3 V Devices

Devices operating with a 3.3 V supply require 3.3 V on all  $V_{\rm CCO}$  pins, reducing the device's power consumption. These devices support 3.3 V JEDEC standard CMOS output levels, and are 5V-tolerant. These devices allow 3.3 V ISR programming.

#### Note

1. Due to the 5 V tolerant nature of 3.3 V device I/Os, the I/Os are not clamped to  $V_{CC}$ , PCI  $V_{IH}$  = 2 V.




# **Contents**


Logic Block Diagrams	3
Selection Guide	
5 V Selection Guide	
3.3 V Selection Guide	7
Pin Configurations	
Architecture Overview of Ultra37000 Family	
Programmable Interconnect Matrix	
Logic Block	
Product Term Allocator	
Ultra37000 Macrocell	
Clocking	
Timing Model	
JTAG and PCI Standards	
PCI Compliance	
IEEE 1149.1-compliant JTAG	
Development Software Support	
Warp	
Warp Professional™	
Warp Enterprise™	
Third-Party Software	17
Programming	
Third-Party Programmers	
5 V Device Maximum Ratings	
Operating Range	
5 V Device Electrical Characteristics	
Inductance	
Capacitance	20

Endurance Characteristics	20
3.3 V Device Maximum Ratings	21
Operating Range	21
3.3 V Device Electrical Characteristics	
Inductance	22
Capacitance	22
Endurance Characteristics	22
AC Test Loads and Waveforms	23
Switching Characteristics	25
Switching Characteristics	27
Switching Waveforms	30
Power Consumption	34
Typical 5 V Power Consumption	34
Typical 3.3 V Power Consumption	37
Ordering Information	40
5 V Ordering Information	40
3.3 V Ordering Information	40
Ordering Code Definitions	
Package Diagrams	
Acronyms	45
Document Conventions	45
Units of Measure	45
Document History Page	46
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	50




# **Logic Block Diagrams**









# Logic Block Diagrams (continued)







# Logic Block Diagrams (continued)





# **Selection Guide**

# **5 V Selection Guide**

**Table 1. General Information** 

Device	Macrocells	Dedicated Inputs	I/O Pins	Speed (t <sub>PD</sub> )	Speed (f <sub>MAX</sub> )
CY37032	32	5	32	6	200
CY37064	64	5	32/64	6	200
CY37128	128	5	64/128	6.5	167
CY37192	192	5	120	7.5	154
CY37256	256	5	128/160/192	7.5	154

Table 2. Speed Bins

Device	200	167	154	125	100	83
CY37032			X	Х		
CY37064	Х		Х	Х		
CY37128		Х		Х	Х	
CY37192				Х		Х
CY37256				Х		Х

Table 3. Device-Package Offering and I/O Count

Device	44-pin TQFP	44-pin PLCC	100-pin TQFP	160-pin TQFP
CY37032	37	37		
CY37064	37	37	69	
CY37128			69	133
CY37192				125
CY37256				133



# 3.3 V Selection Guide

**Table 4. General Information** 

Device	Macrocells	Dedicated Inputs	I/O Pins	Speed (t <sub>PD</sub> )	Speed (f <sub>MAX</sub> )
CY37032V	32	5	32	8.5	143
CY37064V	64	5	32/64	8.5	143
CY37128V	128	5	64/80/128	10	125
CY37192V	192	5	120	12	100
CY37256V	256	5	128/160/192	12	100

# Table 5. Speed Bins

Device	143	125	100	83	66
CY37032V	Х		X		
CY37064V	X		X		
CY37128V		Х		Х	
CY37192V			X		Х
CY37256V			X		X

# Table 6. Device-Package Offering and I/O Count

Device	44-pin TQFP	100-pin TQFP	160-pin TQFP	256-ball FBGA
CY37032V	37			
CY37064V	37	69		
CY37128V		69	133	
CY37192V			125	
CY37256V			133	197



# **Pin Configurations**

The Pin Configurations are as follows. [2]

Figure 1. 44-pin TQFP pinout (Top View)





Figure 2. 44-pin PLCC pinout (Top View)




Note

2. For 3.3 V versions (Ultra37000V),  $V_{CCO} = V_{CC}$ .



The Pin Configurations are as follows. [2]

Figure 3. 100-pin TQFP pinout (Top View)




#### Note

3. This pin is a N/C, but Cypress recommends that you connect it to  $V_{CC}$  to ensure future compatibility.



The Pin Configurations are as follows. [2]

Figure 4. 160-pin TQFP pinout (Top View)
For CY37128(V) and CY37256(V)






The Pin Configurations are as follows. [2]

Figure 5. 160-pin TQFP pinout (Top View)

For CY37192(V)





The Pin Configurations are as follows. [2]

Figure 6. 256-ball FBGA pinout (Top View)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Α	GND	GND	I/O <sub>26</sub>	I/O <sub>24</sub>	I/O <sub>20</sub>	V <sub>CC</sub>	I/O <sub>11</sub>	GND	GND	I/O <sub>186</sub>	V <sub>CC</sub>	I/O <sub>177</sub>	I/O <sub>172</sub>	I/O <sub>167</sub>	GND	GND
В	GND	I/O <sub>27</sub>	I/O <sub>25</sub>	I/O <sub>23</sub>	I/O <sub>19</sub>	I/O <sub>15</sub>	I/O <sub>10</sub>	GND	GND	I/O <sub>185</sub>	I/O <sub>181</sub>	I/O <sub>176</sub>	I/O <sub>171</sub>	I/O <sub>166</sub>	I/O <sub>165</sub>	GND
С	I/O <sub>29</sub>	I/O <sub>28</sub>	NC	I/O <sub>22</sub>	I/O <sub>18</sub>	I/O <sub>14</sub>	I/O <sub>9</sub>	I/O <sub>4</sub>	I/O <sub>191</sub>	I/O <sub>184</sub>	I/O <sub>180</sub>	I/O <sub>175</sub>	I/O <sub>170</sub>	NC	I/O <sub>163</sub>	I/O <sub>164</sub>
D	I/O <sub>32</sub>	I/O <sub>31</sub>	I/O <sub>30</sub>	NC	I/O <sub>17</sub>	I/O <sub>13</sub>	I/O <sub>8</sub>	I/O <sub>3</sub>	I/O <sub>190</sub>	I/O <sub>183</sub>	I/O <sub>179</sub>	I/O <sub>174</sub>	I/O <sub>169</sub>	I/O <sub>160</sub>	I/O <sub>161</sub>	I/O <sub>162</sub>
E	I/O <sub>35</sub>	I/O <sub>34</sub>	I/O <sub>33</sub>	I/O <sub>21</sub>	I/O <sub>16</sub>	I/O <sub>12</sub>	I/O <sub>7</sub>	I/O <sub>2</sub>	I/O <sub>189</sub>	V <sub>CC</sub>	I/O <sub>178</sub>	I/O <sub>173</sub>	I/O <sub>168</sub>	I/O <sub>157</sub>	I/O <sub>158</sub>	I/O <sub>159</sub>
F	V <sub>CC</sub>	I/O <sub>38</sub>	I/O <sub>37</sub>	I/O <sub>36</sub>	TCK	V <sub>CC</sub>	I/O <sub>6</sub>	I/O <sub>1</sub>	I/O <sub>188</sub>	I/O <sub>182</sub>	V <sub>CC</sub>	TDI	I/O <sub>154</sub>	I/O <sub>155</sub>	I/O <sub>156</sub>	V <sub>CC</sub>
G	I/O <sub>43</sub>	I/O <sub>42</sub>	I/O <sub>41</sub>	I/O <sub>40</sub>	V <sub>CC</sub>	I/O <sub>39</sub>	I/O <sub>5</sub>	I/O <sub>0</sub>	I/O <sub>187</sub>	I/O <sub>148</sub>	I/O <sub>149</sub>	CLK <sub>3</sub> / I <sub>4</sub>	I/O <sub>150</sub>	I/O <sub>151</sub>	I/O <sub>152</sub>	I/O <sub>153</sub>
Н	GND	GND	I/O <sub>47</sub>	I/O <sub>46</sub>	CLK <sub>0</sub> / I <sub>0</sub>	I/O <sub>45</sub>	I/O <sub>44</sub>	GND	GND	I/O <sub>144</sub>	I/O <sub>145</sub>	CLK <sub>2</sub> / I <sub>3</sub>	I/O <sub>146</sub>	I/O <sub>147</sub>	GND	GND
J	GND	GND	I/O <sub>51</sub>	I/O <sub>50</sub>	NC	I/O <sub>49</sub>	I/O <sub>48</sub>	GND	GND	I/O <sub>140</sub>	I/O <sub>141</sub>	l <sub>2</sub>	I/O <sub>142</sub>	I/O <sub>143</sub>	GND	GND
К	I/O <sub>57</sub>	I/O <sub>56</sub>	I/O <sub>55</sub>	I/O <sub>54</sub>	CLK <sub>1</sub> / I <sub>1</sub>	I/O <sub>53</sub>	I/O <sub>52</sub>	I/O <sub>91</sub>	I/O <sub>96</sub>	I/O <sub>101</sub>	I/O <sub>135</sub>	V <sub>CC</sub>	I/O <sub>136</sub>	I/O <sub>137</sub>	I/O <sub>138</sub>	I/O <sub>139</sub>
L	V <sub>CC</sub>	I/O <sub>60</sub>	I/O <sub>59</sub>	I/O <sub>58</sub>	TMS	V <sub>CC</sub>	I/O <sub>86</sub>	I/O <sub>92</sub>	I/O <sub>97</sub>	I/O <sub>102</sub>	V <sub>CC</sub>	TDO	I/O <sub>132</sub>	I/O <sub>133</sub>	I/O <sub>134</sub>	V <sub>CC</sub>
М	I/O <sub>63</sub>	I/O <sub>62</sub>	I/O <sub>61</sub>	I/O <sub>72</sub>	I/O <sub>77</sub>	I/O <sub>82</sub>	V <sub>CC</sub>	I/O <sub>93</sub>	I/O <sub>98</sub>	I/O <sub>103</sub>	I/O <sub>108</sub>	I/O <sub>112</sub>	I/O <sub>117</sub>	I/O <sub>129</sub>	I/O <sub>130</sub>	I/O <sub>131</sub>
N	I/O <sub>66</sub>	I/O <sub>65</sub>	I/O <sub>64</sub>	I/O <sub>73</sub>	I/O <sub>78</sub>	I/O <sub>83</sub>	I/O <sub>87</sub>	I/O <sub>94</sub>	I/O <sub>99</sub>	I/O <sub>104</sub>	I/O <sub>109</sub>	I/O <sub>113</sub>	NC	I/O <sub>126</sub>	I/O <sub>127</sub>	I/O <sub>128</sub>
Р	I/O <sub>68</sub>	I/O <sub>67</sub>	NC	I/O <sub>74</sub>	I/O79	I/O <sub>84</sub>	I/O <sub>88</sub>	I/O <sub>95</sub>	I/O <sub>100</sub>	I/O <sub>105</sub>	I/O <sub>110</sub>	I/O <sub>114</sub>	I/O <sub>118</sub>	NC	I/O <sub>124</sub>	I/O <sub>125</sub>
R	GND	I/O <sub>69</sub>	I/O <sub>70</sub>	I/O <sub>75</sub>	I/O <sub>80</sub>	I/O <sub>85</sub>	I/O <sub>89</sub>	GND	GND	I/O <sub>106</sub>	I/O <sub>111</sub>	I/O <sub>115</sub>	I/O <sub>119</sub>	I/O <sub>121</sub>	I/O <sub>123</sub>	GND
Т	GND	GND	I/O <sub>71</sub>	I/O <sub>76</sub>	I/O <sub>81</sub>	V <sub>CC</sub>	I/O <sub>90</sub>	GND	GND	I/O <sub>107</sub>	V <sub>CC</sub>	I/O <sub>116</sub>	I/O <sub>120</sub>	I/O <sub>122</sub>	GND	GND



### **Architecture Overview of Ultra37000 Family**

#### **Programmable Interconnect Matrix**

The PIM consists of a completely global routing matrix for signals from I/O pins and feedbacks from the logic blocks. The PIM provides extremely robust interconnection to avoid fitting and density limitations.

The inputs to the PIM consist of all I/O and dedicated input pins and all macrocell feedbacks from within the logic blocks. The number of PIM inputs increases with pin count and the number of logic blocks. The outputs from the PIM are signals routed to the appropriate logic blocks. Each logic block receives 36 inputs from the PIM and their complements, allowing for 32-bit operations to be implemented in a single pass through the device. The wide number of inputs to the logic block also improves the routing capacity of the Ultra37000 family.

An important feature of the PIM is its simple timing. The propagation delay through the PIM is accounted for in the timing specifications for each device. There is no additional delay for traveling through the PIM. In fact, all inputs travel through the PIM. As a result, there are no route-dependent timing parameters on the Ultra37000 devices. The worst-case PIM delays are incorporated in all appropriate Ultra37000 specifications.

Routing signals through the PIM is completely invisible to the user. All routing is accomplished by software — no hand routing is necessary. *Warp*® and third-party development packages automatically route designs for the Ultra37000 family in a matter of minutes. Finally, the rich routing resources of the Ultra37000 family accommodate last minute logic changes while maintaining fixed pin assignments.

#### Logic Block

The logic block is the basic building block of the Ultra37000 architecture. It consists of a product term array, an intelligent product-term allocator, 16 macrocells, and a number of I/O cells. The number of I/O cells varies depending on the device used. Refer to Figure 7 for the block diagram.

#### Product Term Array

Each logic block features a 72  $\times$  87 programmable product term array. This array accepts 36 inputs from the PIM, which originate from macrocell feedbacks and device pins. Active LOW and active HIGH versions of each of these inputs are generated to create the full 72-input field. The 87 product terms in the array can be created from any of the 72 inputs.

Of the 87 product terms, 80 are for general-purpose use for the 16 macrocells in the logic block. Four of the remaining seven product terms in the logic block are output enable (OE) product terms. Each of the OE product terms controls up to eight of the 16 macrocells and is selectable on an individual macrocell basis. In other words, each I/O cell can select between one of two OE product terms to control the output buffer. The first two of these four OE product terms are available to the upper half of the I/O macrocells in a logic block. The other two OE product terms are available to the lower half of the I/O macrocells in a logic block.

The next two product terms in each logic block are dedicated asynchronous set and asynchronous reset product terms. The final product term is the product term clock. The set, reset, OE and product term clock have polarity control to realize OR functions in a single pass through the array.




Figure 7. Logic Block with 50% Buried Macrocells



#### Low Power Option

Each logic block can operate in high speed mode for critical path performance, or in low power mode for power conservation. The logic block mode is set by the user on a logic block by logic block basis.

#### **Product Term Allocator**

Through the product term allocator, software automatically distributes product terms among the 16 macrocells in the logic block as needed. A total of 80 product terms are available from the local product term array. The product term allocator provides two important capabilities without affecting performance: product term steering and product term sharing.

#### Product Term Steering

Product term steering is the process of assigning product terms to macrocells as needed. For example, if one macrocell requires ten product terms while another needs just three, the product term allocator will "steer" ten product terms to one macrocell and three to the other. On Ultra37000 devices, product terms are steered on an individual basis. Any number between 0 and 16 product terms can be steered to any macrocell. Note that 0 product terms is useful in cases where a particular macrocell is unused or used as an input register.

#### Product Term Sharing

Product term sharing is the process of using the same product term among multiple macrocells. For example, if more than one output has one or more product terms in its equation that are common to other outputs, those product terms are only programmed once. The Ultra37000 product term allocator allows sharing across groups of four output macrocells in a variable fashion. The software automatically takes advantage of this capability—the user does not have to intervene.

Note that neither product term sharing nor product term steering have any effect on the speed of the product. All worst-case steering and sharing configurations are incorporated in the timing specifications for the Ultra37000 devices.

#### Ultra37000 Macrocell

Within each logic block there are 16 macrocells. Macrocells can either be I/O Macrocells, which include an I/O Cell which is associated with an I/O pin, or buried Macrocells, which do not connect to an I/O. The combination of I/O Macrocells and buried Macrocells varies from device to device.

#### Buried Macrocell

Figure 8 displays the architecture of buried macrocells. The buried macrocell features a register that can be configured as combinatorial, a D flip-flop, a T flip-flop, or a level-triggered latch.

The register can be asynchronously set or asynchronously reset at the logic block level with the separate set and reset product terms. Each of these product terms features programmable polarity. This allows the registers to be set or reset based on an AND expression or an OR expression.

Clocking of the register is very flexible. Four global synchronous clocks and a product term clock are available to clock the register. Furthermore, each clock features programmable polarity so that registers can be triggered on falling and rising edges (see Clocking on page 16). Clock polarity is chosen at the logic block level.

The buried macrocell also supports input register capability. The buried macrocell can be configured to act as an input register (D-type or latch) whose input comes from the I/O pin associated with the neighboring macrocell. The output of all buried macrocells is sent directly to the PIM regardless of its configuration.

#### I/O Macrocell

Figure 8 on page 15 illustrates the architecture of the I/O macrocell. The I/O macrocell supports the same functions as the buried macrocell with the addition of I/O capability. At the output of the macrocell, a polarity control mux is available to select active LOW or active HIGH signals. This has the added advantage of allowing significant logic reduction to occur in many applications.

The Ultra37000 macrocell features a feedback path to the PIM separate from the I/O pin input path. This means that if the macrocell is buried (fed back internally only), the associated I/O pin can still be used as an input.

#### Bus Hold Capabilities on all I/Os

Bus-hold, which is an improved version of the popular internal pull-up resistor, is a weak latch connected to the pin that does not degrade the device's performance. As a latch, bus-hold maintains the last state of a pin when the pin is placed in a high impedance state, thus reducing system noise in bus-interface applications. Bus-hold additionally allows unused device pins to remain unconnected on the board, which is particularly useful during prototyping as designers can route new signals to the device without cutting trace connections to  $V_{\rm CC}$  or GND. For more information, see the application note *Understanding Bus-Hold — A Feature of Cypress CPLDs*.

#### Programmable Slew Rate Control

Each output has a programmable configuration bit, which sets the output slew rate to fast or slow. For designs concerned with meeting FCC emissions standards the slow edge provides for lower system noise. For designs requiring very high performance the fast edge rate provides maximum system performance.



I/O MACROCELL FAST. FROM PTM SLEV 0-16 PRODUCT 1 C26 C25 I/O CELL TERMS D/T/L DECODE C6 C5 C2 C3 BURIED MACROCELL FROM PTM 0-16 PRODUCT TERMS C25 DECODE C2 C3 FEEDBACK TO PIM FEEDBACK TO PIM FEEDBACK TO PIM ASYNCHRONOUS BLOCK RESET 4 SYNCHRONOUS CLOCKS (CLK0,CLK1,CLK2,CLK3) 1 ASYNCHRONOUS CLOCK(PTCLK) ASYNCHRONOUS BLOCK PRESET OE0 OE1

Figure 8. I/O and Buried Macrocells

Figure 9. Input Macrocell







Figure 10. Input/Clock Macrocell



#### Clocking

Each I/O and buried macrocell has access to four synchronous clocks (CLK0, CLK1, CLK2 and CLK3) and an asynchronous product term clock PTCLK. Each input macrocell has access to all four synchronous clocks.

#### Dedicated Inputs/Clocks

Five pins on each member of the Ultra37000 family are designated as input-only. There are two types of dedicated inputs on Ultra37000 devices: input pins and input/clock pins. Figure 9 on page 15 illustrates the architecture for input pins. Four input options are available for the user: combinatorial, registered, double-registered, or latched. If a registered or latched option is selected, any one of the input clocks can be selected for control.

Figure 10 illustrates the architecture for the input/clock pins. Similar to the input pins, input/clock pins can be combinatorial, registered, double-registered, or latched. In addition, these pins feed the clocking structures throughout the device. The clock path at the input has user-configurable polarity.

#### Product Term Clocking

In addition to the four synchronous clocks, the Ultra37000 family also has a product term clock for asynchronous clocking. Each logic block has an independent product term clock which is available to all 16 macrocells. Each product term clock also supports user configurable polarity selection.

#### **Timing Model**

One of the most important features of the Ultra37000 family is the simplicity of its timing. All delays are worst case and system performance is unaffected by the features used. Figure 11 illustrates the true timing model for the 167-MHz devices in high speed mode. For combinatorial paths, any input to any output incurs a 6.5 ns worst-case delay regardless of the amount of logic used. For synchronous systems, the input setup time to the output macrocells for any input is 3.5 ns and the clock to output


time is also 4.0 ns. These measurements are for any output and synchronous clock, regardless of the logic used.

The Ultra37000 features:

- No fanout delays
- No expander delays
- No dedicated vs. I/O pin delays
- No additional delay through PIM
- No penalty for using 0–16 product terms
- No added delay for steering product terms
- No added delay for sharing product terms
- No routing delays
- No output bypass delays

The simple timing model of the Ultra37000 family eliminates unexpected performance penalties.

Figure 11. Timing Model for CY37128





#### JTAG and PCI Standards

#### **PCI Compliance**

5V operation of the Ultra37000 is fully compliant with the PCI Local Bus Specification published by the PCI Special Interest Group. The 3.3V products meet all PCI requirements except for the output 3.3V clamp, which is in direct conflict with 5V tolerance. The Ultra37000 family's simple and predictable timing model ensures compliance with the PCI AC specifications independent of the design.


#### **IEEE 1149.1-compliant JTAG**

The Ultra37000 family has an IEEE 1149.1 JTAG interface for both Boundary Scan and ISR.

#### Boundary Scan

The Ultra37000 family supports Bypass, Sample/Preload, Extest, Idcode, and Usercode boundary scan instructions. The JTAG interface is shown in Figure 12.

Figure 12. JTAG Interface



#### In-System Reprogramming (ISR)

In-System Reprogramming is the combination of the capability to program or reprogram a device on-board, and the ability to support design changes without changing the system timing or device pinout. This combination means design changes during debug or field upgrades do not cause board respins. The Ultra37000 family implements ISR by providing a JTAG compliant interface for on-board programming, robust routing resources for pinout flexibility, and a simple timing model for consistent system performance.

### **Development Software Support**

#### Warp

Warp is a state-of-the-art compiler and complete CPLD design tool. For design entry, Warp provides an IEEE-STD-1076/1164 VHDL text editor, an IEEE-STD-1364 Verilog text editor, and a graphical finite state machine editor. It provides optimized synthesis and fitting by replacing basic circuits with ones pre-optimized for the target device, by implementing logic in unused memory and by perfect communication between fitting and synthesis. To facilitate design and debugging, Warp provides graphical timing simulation and analysis.

### Warp Professional™

*Warp* Professional contains several additional features. It provides an extra method of design entry with its graphical block diagram editor. It allows up to 5 ms timing simulation instead of only 2 ms. It allows comparison of waveforms before and after design changes.

#### Warp Enterprise™

Warp Enterprise provides even more features. It provides unlimited timing simulation and source-level behavioral simulation as well as a debugger. It has the ability to generate graphical HDL blocks from HDL text. It can even generate testbenches.

Warp is available for PC and UNIX platforms. Some features are not available in the UNIX version. For further information see the Warp for PC, Warp for UNIX, Warp Professional and Warp Enterprise data sheets on Cypress's web site.

#### **Third-Party Software**

Although *Warp* is a complete CPLD development tool on its own, it interfaces with nearly every third party EDA tool. All major third-party software vendors provide support for the Ultra37000 family of devices. Refer to the third-party software data sheet or contact your local sales office for a list of currently supported third-party vendors.

#### **Programming**

There are four programming options available for Ultra37000 devices. The first method is to use a PC with the 37000 UltraISR programming cable and software. With this method, the ISR pins of the Ultra37000 devices are routed to a connector at the edge of the printed circuit board. The 37000 UltraISR programming cable is then connected between the parallel port of the PC and this connector. A simple configuration file instructs the ISR software of the programming operations to be performed on each of the Ultra37000 devices in the system. The ISR software then automatically completes all of the necessary data manipulations required to accomplish the programming, reading, verifying, and other ISR functions. For more information on the Cypress ISR Interface, see the CYUSBISRPC Programming Cable User's Guide.



The second method for programming Ultra37000 devices is on automatic test equipment (ATE). This is accomplished through a file created by the ISR software. Check the Cypress website for the latest ISR software download information.

The third programming option for Ultra37000 devices is to utilize the embedded controller or processor that already exists in the system. The Ultra37000 ISR software assists in this method by converting the device JEDEC maps into the ISR serial stream that contains the ISR instruction information and the addresses and data of locations to be programmed. The embedded controller then simply directs this ISR stream to the chain of Ultra37000 devices to complete the desired reconfiguring or diagnostic operations. Contact your local sales office for information on availability of this option.

The fourth method for programming Ultra37000 devices is to use the same programmer that is currently being used to program FLASH370i devices.

For all pinout, electrical, and timing requirements, refer to device data sheets. For ISR cable and software specifications, refer to the UltraISR kit data sheet (CY3700i).

#### **Third-Party Programmers**

As with development software, Cypress support is available on a wide variety of third-party programmers. All major third-party programmers (including BP Micro, Data I/O, and SMS) support the Ultra37000 family.



### 5 V Device Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage Temperature ......-65 °C to +150 °C Ambient Temperature with Power Applied ......55 °C to +125 °C Supply Voltage to Ground Potential .....-0.5 V to +7.0 V

DC Voltage Applied to Outputs in High-Z State	0.5 V to +7.0 V
DC Input Voltage	0.5 V to +7.0 V
DC Program Voltage	4.5 to 5.5 V
Current into Outputs	16 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	> 2001 V
Latch-up Current	> 200 mA

# **Operating Range**

The Operating Range is described as follows. [4]

Range	Ambient Temperature [4]	Junction Temperature	Output Condition	V <sub>CC</sub>	V <sub>cco</sub>
Commercial	0 °C to +70 °C	0 °C to +90 °C	5 V	5 V $\pm$ 0.25 V	5 V ± 0.25 V
			3.3 V	5 V ± 0.25 V	$3.3~V\pm0.3~V$
Industrial	–40 °C to +85 °C	–40 °C to +105 °C	5 V	5 V ± 0.5 V	5 V ± 0.5 V
			3.3 V	5 V ± 0.5 V	$3.3 \text{ V} \pm 0.3 \text{ V}$

#### 5 V Device Electrical Characteristics

Over the Operating Range

Parameter	Description		Test Conditions	Min	Тур	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min	I <sub>OH</sub> = -3.2 mA (Commercial / Industrial) <sup>[6]</sup>	2.4	-	_	V
			I <sub>OH</sub> = -2.0 mA (Military) [6]	2.4	_	_	V
V <sub>OHZ</sub>	Output HIGH Voltage with Output	V <sub>CC</sub> = Max	I <sub>OH</sub> = 0 μA (Commercial) [8]	-	-	4.2	V
Di	Disabled [7]		I <sub>OH</sub> = 0 μA (Industrial / Military) <sup>[8]</sup>	_	_	4.5	V
			$I_{OH} = -100 \mu\text{A} (\text{Commercial})^{[8]}$	_	_	3.6	V
			I <sub>OH</sub> = -150 μA (Industrial / Military) <sup>[8]</sup>	-	-	3.6	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min	I <sub>OL</sub> = 16 mA (Commercial / Industrial) <sup>[6]</sup>	_	-	0.5	V
			I <sub>OL</sub> = 12 mA (Military) <sup>[6]</sup>	-	-	0.5	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Inputs [9]	Input Logical HIGH Voltage for all	2.0	_	V <sub>CCmax</sub>	V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Inputs [9]	Input Logical LOW Voltage for all	-0.5	-	0.8	V
I <sub>IX</sub>	Input Load Current	V <sub>I</sub> = GND o	r V <sub>CC</sub> , Bus-Hold Disabled	-10	-	10	μΑ
l <sub>OZ</sub>	Output Leakage Current	V <sub>O</sub> = GND o Disabled	or V <sub>CC</sub> , Output Disabled, Bus-Hold	<b>–</b> 50	_	50	μА
Ios	Output Short Circuit Current [7, 10]	V <sub>CC</sub> = Max,	V <sub>OUT</sub> = 0.5 V	-30	_	-160	mA

#### Notes

- Normal Programming Conditions apply across Ambient Temperature Range for specified programming methods. For more information on programming the Ultra37000 Family devices, refer to the Application Note titled An Introduction to In System Reprogramming with the Ultra37000.
- 5. T<sub>A</sub> is the "Instant On" case temperature.

- I<sub>OH</sub> = -2 mA, I<sub>OL</sub> = 2 mA for TDO.
   Tested initially and after any design or process changes that may affect these parameters.
   When the I/O is output disabled, the bus-hold circuit can weakly pull the I/O to above 3.6V if no leakage current is allowed. Note that all I/Os are output disabled during ISR programming. Refer to the application note "Understanding Bus-Hold" for additional information.
- These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
- 10. Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. V<sub>OUT</sub> = 0.5 V is chosen to avoid test problems caused



# **5 V Device Electrical Characteristics (continued)**

Over the Operating Range

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
I <sub>BHL</sub>	Input Bus-Hold LOW Sustaining Current	V <sub>CC</sub> = Min, V <sub>IL</sub> = 0.8 V	+75	-	_	μА
I <sub>BHH</sub>	Input Bus-Hold HIGH Sustaining Current	V <sub>CC</sub> = Min, V <sub>IH</sub> = 2.0 V	<b>–</b> 75	-	_	μА
I <sub>BHLO</sub>	Input Bus-Hold LOW Overdrive Current	V <sub>CC</sub> = Max	-	_	+500	μА
І <sub>внно</sub>	Input Bus-Hold HIGH Overdrive Current	V <sub>CC</sub> = Max	_	_	-500	μА

### Inductance

Parameter [11]	Description	Test Conditions	44-pin TQFP	44-pin PLCC	100-pin TQFP	160-pin TQFP	Unit
L	Maximum Pin Inductance	V <sub>IN</sub> = 5 V at f = 1 MHz	2	5	8	9	nH

# Capacitance

Parameter [11]	Description	Test Conditions	Max	Unit
C <sub>I/O</sub>	Input/Output Capacitance	$V_{IN}$ = 5 V at f = 1 MHz at $T_A$ = 25 °C	10	pF
C <sub>CLK</sub>	Clock Signal Capacitance	$V_{IN}$ = 5 V at f = 1 MHz at $T_A$ = 25 °C	12	pF
C <sub>DP</sub>	Dual-Function Pins [12]	V <sub>IN</sub> = 5 V at f = 1 MHz at T <sub>A</sub> = 25 °C	16	pF

### **Endurance Characteristics**

Parameter [11]	Description	Test Conditions	Min	Тур	Unit
N	Minimum Reprogramming Cycles	Normal Programming Conditions [13]	1,000	10,000	Cycles

11. Tested initially and after any design or process changes that may affect these parameters.

Dual pins are I/O with JTAG pins.
 Normal Programming Conditions apply across Ambient Temperature Range for specified programming methods. For more information on programming the Ultra37000 Family devices, refer to the Application Note titled An Introduction to In System Reprogramming with the Ultra37000.



### 3.3 V Device Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage Temperature ......—65 °C to +150 °C

Ambient Temperature with

Power Applied .....—55 °C to +125 °C

Supply Voltage to Ground Potential .....—0.5 V to +4.6 V

DC Voltage Applied to Outputs	
in High-Z State	–0.5 V to +7.0 V
DC Input Voltage	–0.5 V to +7.0 V
DC Program Voltage	3.0 to 3.6 V
Current into Outputs	8 mA
Static Discharge Voltage	
(per MIL-STD-883, Method 3015)	> 2001 V
Latch-up Current	> 200 mA

# **Operating Range**

The Operating Range is described as follows. [14]

Range	Ambient Temperature [14]	Junction Temperature	V <sub>CC</sub> <sup>[15]</sup>
Commercial	0 °C to +70 °C	0 °C to +90 °C	3.3 V ± 0.3 V
Industrial	–40 °C to +85 °C	–40 °C to +105 °C	3.3 V ± 0.3 V

# 3.3 V Device Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min I <sub>OH</sub> = -4 mA (Commercial) <sup>[16]</sup>	2.4	-	V
		I <sub>OH</sub> = -3 mA (Military) <sup>[16]</sup>			
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min I <sub>OL</sub> = 8 mA (Commercial) <sup>[16]</sup>	_	0.5	V
		I <sub>OL</sub> = 6 mA (Military) <sup>[16]</sup>	=		
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs [17]	2.0	5.5	V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs [17]	-0.5	0.8	V
I <sub>IX</sub>	Input Load Current	V <sub>I</sub> = GND or V <sub>CC</sub> , Bus-Hold Disabled	-10	10	μА
I <sub>OZ</sub>	Output Leakage Current	$V_O$ = GND or $V_{CC}$ , Output Disabled, Bus-Hold Disabled	-50	50	μА
I <sub>OS</sub>	Output Short Circuit Current [18, 19]	$V_{CC}$ = Max, $V_{OUT}$ = 0.5 V	-30	-160	mA
I <sub>BHL</sub>	Input Bus-Hold LOW Sustaining Current	$V_{CC}$ = Min, $V_{IL}$ = 0.8 V	+75	_	μА
I <sub>BHH</sub>	Input Bus-Hold HIGH Sustaining Current	$V_{CC}$ = Min, $V_{IH}$ = 2.0 V	<b>-</b> 75	_	μА
I <sub>BHLO</sub>	Input Bus-Hold LOW Overdrive Current	V <sub>CC</sub> = Max	_	+500	μА
Івнно	Input Bus-Hold HIGH Overdrive Current	V <sub>CC</sub> = Max	_	-500	μА

#### Notes

- 14. Normal Programming Conditions apply across Ambient Temperature Range for specified programming methods. For more information on programming the Ultra37000 Family devices, refer to the Application Note titled *An Introduction to In System Reprogramming with the Ultra37000*.
- 15. For CY37064VP100-143AXC, CY37064VP44-143AXC; Operating Range:  $V_{CC}$  is 3.3 V  $\pm$  0.16 V.
- 16.  $I_{OH}$  = -2 mA,  $I_{OL}$  = 2 mA for TDO.
- 17. These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
- 18. Tested initially and after any design or process changes that may affect these parameters.
- 19. Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. V<sub>OUT</sub> = 0.5 V is chosen to avoid test problems caused



# Inductance

Parameter [20]	Description	Test Conditions	44- pin TQFP	44-pin PLCC	100-pin TQFP	160-pin TQFP	Unit
L	Maximum Pin Inductance	V <sub>IN</sub> = 3.3 V at f = 1 MHz	2	5	8	9	nΗ

# Capacitance

Parameter [20]	Description	Test Conditions	Max	Unit
C <sub>I/O</sub>	Input/Output Capacitance	$V_{IN}$ = 3.3 V at f = 1 MHz at $T_A$ = 25 °C	8	pF
C <sub>CLK</sub>	Clock Signal Capacitance	$V_{IN}$ = 3.3 V at f = 1 MHz at $T_A$ = 25 °C	12	pF
C <sub>DP</sub>	Dual Functional Pins [21]	V <sub>IN</sub> = 3.3 V at f = 1 MHz at T <sub>A</sub> = 25 °C	16	pF

# **Endurance Characteristics**

Parameter [20]	Description	Test Conditions	Min	Тур	Unit
N	Minimum Reprogramming Cycles	Normal Programming Conditions [22]	1,000	10,000	Cycles

<sup>20.</sup> Tested initially and after any design or process changes that may affect these parameters.
21. Dual pins are I/O with JTAG pins.
22. Normal Programming Conditions apply across Ambient Temperature Range for specified programming methods. For more information on programming the Ultra37000 Family devices, refer to the Application Note titled An Introduction to In System Reprogramming with the Ultra37000.



### **AC Test Loads and Waveforms**

Figure 13. 5 V AC Test Loads and Waveforms





Figure 14. 3.3 V AC Test Loads and Waveforms





Parameter [23]	V <sub>X</sub>	Output Waveform — Measurement Level
t <sub>ER(-)</sub>	1.5 V	V <sub>OH</sub> 0.5V V <sub>X</sub>
t <sub>ER(+)</sub>	2.6 V	V <sub>OL</sub> 0.5V
t <sub>EA(+)</sub>	1.5 V	V <sub>X</sub> 0.5V V <sub>OH</sub>
t <sub>EA(-)</sub>	$V_{the}$	V <sub>X</sub> 0.5V V <sub>OL</sub>

(d) Test Waveforms



# **Switching Characteristics**

Over the Operating Range

Parameter [24]	Description	Unit
Combinatorial M	ode Parameters	
t <sub>PD</sub> [25, 26, 27]	Input to Combinatorial Output	ns
t <sub>PDL</sub> <sup>[25, 26, 27]</sup>	Input to Output Through Transparent Input or Output Latch	ns
t <sub>PDLL</sub> <sup>[25, 26, 27]</sup>	Input to Output Through Transparent Input and Output Latches	ns
t <sub>EA</sub> [25, 26, 27]	Input to Output Enable	ns
t <sub>ER</sub> <sup>[25, 28]</sup>	Input to Output Disable	ns
Input Register Pa	arameters	
t <sub>WL</sub>	Clock or Latch Enable Input LOW Time <sup>[10]</sup>	ns
t <sub>WH</sub>	Clock or Latch Enable Input HIGH Time <sup>[10]</sup>	ns
t <sub>IS</sub>	Input Register or Latch Set-up Time	ns
t <sub>IH</sub>	Input Register or Latch Hold Time	ns
t <sub>ICO</sub> <sup>[25, 26, 27]</sup>	Input Register Clock or Latch Enable to Combinatorial Output	ns
t <sub>ICOL</sub> [25, 26, 27]	Input Register Clock or Latch Enable to Output Through Transparent Output Latch	ns
Synchronous Cl	ocking Parameters	
t <sub>CO</sub> <sup>[26, 27]</sup>	Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) or Latch Enable to Output	ns
t <sub>S</sub> <sup>[25]</sup>	Set-Up Time from Input to Sync. Clk (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) or Latch Enable	ns
t <sub>H</sub>	Register or Latch Data Hold Time	ns
t <sub>CO2</sub> <sup>[25, 26, 27]</sup>	Output Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) or Latch Enable to Combinatorial Output Delay (Through Logic Array)	ns
t <sub>SCS</sub> <sup>[25]</sup>	Output Synchronous Clock ( $CLK_0$ , $CLK_1$ , $CLK_2$ , or $CLK_3$ ) or Latch Enable to Output Synchronous Clock ( $CLK_0$ , $CLK_1$ , $CLK_2$ , or $CLK_3$ ) or Latch Enable (Through Logic Array)	ns
t <sub>SL</sub> <sup>[25]</sup>	Set-Up Time from Input Through Transparent Latch to Output Register Synchronous Clock ( $CLK_0$ $CLK_1$ , $CLK_2$ , or $CLK_3$ ) or Latch Enable	ns
t <sub>HL</sub>	Hold Time for Input Through Transparent Latch from Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) or Latch Enable	ns

- $\begin{tabular}{ll} \textbf{Notes} \\ 24. & All AC parameters are measured with two outputs switching and 35 pF AC Test Load. \\ 25. & Logic blocks operating in low power mode, add $t_{LP}$ to this specification. \\ 26. & Outputs using Slow Output Slew Rate, add $t_{SLEW}$ to this specification. \\ 27. & When $V_{CCO} = 3.3V$, add $t_{3.3|O}$ to this specification. \\ 28. & t_{ER}$ measured with 5 pF AC Test Load and $t_{EA}$ measured with 35 pF AC Test Load. \\ \end{tabular}$



# **Switching Characteristics (continued)**

Over the Operating Range

Product Term Clocking Parameters    COPT   30, 31, 32    Product Term Clock or Latch Enable (PTCLK) to Output   ns	Parameter [24]	Description	Unit
Sept   Set-Up Time from Input to Product Term Clock or Latch Enable (PTCLK)   ns	Product Term Cl	•	
Sept   Set-Up Time from Input to Product Term Clock or Latch Enable (PTCLK)   ns	t <sub>COPT</sub> [30, 31, 32]	Product Term Clock or Latch Enable (PTCLK) to Output	ns
Register or Latch Data Hold Time  Register or Latch Data Hold Time  Set-Up Time for Buried Register used as an Input Register from Input to Product Term Clock or Latch Enable (PTCLK)  Buried Register Used as an Input Register or Latch Data Hold Time  Insurance Register Used as an Input Register or Latch Data Hold Time  Insurance Register Used as an Input Register or Latch Data Hold Time  Insurance Register Synchronous Clock or Latch Enable (PTCLK) to Output Delay (Through Logic Array)  Input Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock or Latch Enable (PTCLK) to Output Register Synchronous Clock or Latch Enable (PTCLK) to Output Register Synchronous Clock or Latch Enable (PTCLK) to Output Register Synchronous Clock or Latch Enable (PTCLK) to Output Register Synchronous Clock or Latch Enable (PTCLK) to Output Register Synchronous Clock or Latch Enable (PTCLK) to Output Register Synchronous Clock or School (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock or School (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock or School (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock or 1/t <sub>CO</sub> (CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Prequency in Pipeline Mode (Lesser of 1/t <sub>SCS</sub> , 1/t <sub>SC</sub>	t <sub>SPT</sub>	Set-Up Time from Input to Product Term Clock or Latch Enable (PTCLK)	ns
Enable (PTCLK)  Buried Register Used as an Input Register or Latch Data Hold Time  Insurance (PTCLK)  Buried Register Used as an Input Register or Latch Data Hold Time  Insurance (CCOPT[30, 31, 32])  Product Term Clock or Latch Enable (PTCLK) to Output Delay (Through Logic Array)  Input Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> )  Input Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Prequency with Internal Feedback (Lesser of 1/(t <sub>SS</sub> , 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/(t <sub>SS</sub> , 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/(t <sub>S</sub> , 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/(t <sub>S</sub> , 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/(t <sub>S</sub> , 1/(t <sub>S</sub> , 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/(t <sub>SS</sub> , 1/(t <sub>S</sub> , 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/(t <sub>SS</sub> , 1/(t <sub>S</sub> , 1/(t <sub>SS</sub> , 1/(t <sub>S</sub> , 1/(t <sub>SS</sub> , 1/	t <sub>HPT</sub>	Register or Latch Data Hold Time	ns
Pipelined Mode Parameters    Input Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Prequency in Pipelined Mode (Lesser of 1/t <sub>SCS</sub> , 1/	t <sub>ISPT</sub> <sup>[30]</sup>	Set-Up Time for Buried Register used as an Input Register from Input to Product Term Clock or Latch Enable (PTCLK)	ns
Pipelined Mode Parameters    Input Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (new CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (new CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (new CLK <sub>3</sub> ) to Output Register Synchronous Clock (new CLK <sub>3</sub> ) to Output Register Synchronous Clock (new CLK <sub>3</sub> ) to Output Register Synchronous Reset of Information (new CLESSER of 1/t <sub>CO</sub> , 1/t <sub>CO</sub> , 1/t <sub>CO</sub> ) (new CLESSER of 1/t <sub>CO</sub> ) (new CLESSER of 1/t <sub>CO</sub> , 1/t <sub>CO</sub> ) (new CLESSER of 1/t <sub>CO</sub> , 1/t <sub>CO</sub> ) (new CLESSER of 1/t <sub>CO</sub> , 1/t <sub>CO</sub> , 1/t <sub>CO</sub> ) (new CLESSER of 1/t <sub>CO</sub> ,	t <sub>IHPT</sub>	Buried Register Used as an Input Register or Latch Data Hold Time	ns
Pipelined Mode Parameters    Input Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (new CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (new CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (new CLK <sub>3</sub> ) to Output Register Synchronous Clock (new CLK <sub>3</sub> ) to Output Register Synchronous Clock (new CLK <sub>3</sub> ) to Output Register Synchronous Reset of Information (new CLESSER of 1/t <sub>CO</sub> , 1/t <sub>CO</sub> , 1/t <sub>CO</sub> ) (new CLESSER of 1/t <sub>CO</sub> ) (new CLESSER of 1/t <sub>CO</sub> , 1/t <sub>CO</sub> ) (new CLESSER of 1/t <sub>CO</sub> , 1/t <sub>CO</sub> ) (new CLESSER of 1/t <sub>CO</sub> , 1/t <sub>CO</sub> , 1/t <sub>CO</sub> ) (new CLESSER of 1/t <sub>CO</sub> ,	t <sub>CO2PT</sub> [30, 31, 32]	Product Term Clock or Latch Enable (PTCLK) to Output Delay (Through Logic Array)	ns
Operating Frequency Parameters  MAX1 Maximum Frequency with Internal Feedback (Lesser of 1/t <sub>SCS</sub> , 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/t <sub>CO</sub> ) [33] MHz  Max2 Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/t <sub>CO</sub> ) [33] MHz  MAX3 Maximum Frequency with External Feedback (Lesser of 1/(t <sub>CO</sub> + t <sub>S</sub> ) or 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/t <sub>SCS</sub> ) [33] MHz  MAX4 Maximum Frequency in Pipelined Mode (Lesser of 1/(t <sub>CO</sub> + t <sub>S</sub> ) or 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>IS</sub> + t <sub>IH</sub> ), or 1/t <sub>SCS</sub> ) [33] MHz  MAX4 Maximum Frequency in Pipelined Mode (Lesser of 1/(t <sub>CO</sub> + t <sub>IS</sub> ), 1/t <sub>ICS</sub> , 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>IS</sub> + t <sub>IH</sub> ), or 1/t <sub>SCS</sub> ) [33] NHz  Reset/Preset Parameters  RW Asynchronous Reset Width [33] NS  RR [30] Asynchronous Reset Recovery Time [33] NS  RR [30] Asynchronous Reset to Output NS  Reprosent Parameters  RW Asynchronous Preset Width [33] NS  RR [30] Asynchronous Preset Recovery Time [33] NS  RR [30] Asynchronous Preset to Output NS  Reprosent Parameters  RW Asynchronous Preset Recovery Time [33] NS  RR [30] Asynchrono		Parameters	1
MAX1 Maximum Frequency with Internal Feedback (Lesser of 1/t <sub>SCS</sub> , 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/t <sub>CO</sub> ) <sup>[33]</sup> MHz  Max2 Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/t <sub>CO</sub> ) <sup>[33]</sup> MHz  MAX3 Maximum Frequency with External Feedback (Lesser of 1/(t <sub>CO</sub> + t <sub>S</sub> ) or 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/t <sub>SCS</sub> , <sup>[33]</sup> MHz  MAX4 Maximum Frequency in Pipelined Mode (Lesser of 1/(t <sub>CO</sub> + t <sub>S</sub> ), 1/t <sub>ICS</sub> , 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>IS</sub> + t <sub>IH</sub> ), or 1/t <sub>SCS</sub> , <sup>[33]</sup> MHz  Reset/Preset Parameters  Rew Asynchronous Reset Width <sup>[33]</sup> ns  Regi <sup>[30]</sup> Asynchronous Reset Recovery Time <sup>[33]</sup> ns  Regi <sup>[30]</sup> Asynchronous Preset Width <sup>[33]</sup> ns  Regi <sup>[30]</sup> Asynchronous Preset Width <sup>[33]</sup> ns  Regi <sup>[30]</sup> Asynchronous Preset Recovery Time <sup>[33]</sup> ns  Regi <sup>[30]</sup> Asynchronous Preset to Output ns  By Asynchronous Preset Ns  By Asynchronous	t <sub>ICS</sub> <sup>[30]</sup>	Input Register Synchronous Clock ( $CLK_0$ , $CLK_1$ , $CLK_2$ , or $CLK_3$ ) to Output Register Synchronous Clock ( $CLK_0$ , $CLK_1$ , $CLK_2$ , or $CLK_3$ )	ns
$\begin{array}{c} \text{Max2} & \text{Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of 1/(t_{\text{NL}} + t_{\text{WH}}), 1/(t_{\text{S}} + t_{\text{H}}), \\ \text{or } 1/t_{\text{CO}})^{[33]} \\ \text{MAX3} & \text{Maximum Frequency with External Feedback (Lesser of 1/(t_{\text{CO}} + t_{\text{S}}) \text{ or } 1/(t_{\text{WL}} + t_{\text{WH}}), 1/(t_{\text{IS}} + t_{\text{H}}), \\ \text{MAX4} & \text{Maximum Frequency in Pipelined Mode (Lesser of 1/(t_{\text{CO}} + t_{\text{IS}}), 1/t_{\text{ICS}}, 1/(t_{\text{WL}} + t_{\text{WH}}), 1/(t_{\text{IS}} + t_{\text{IH}}), \\ \text{Or } 1/(t_{\text{SCS}})^{[33]} \\ \text{MAX4} & \text{Maximum Frequency in Pipelined Mode (Lesser of 1/(t_{\text{CO}} + t_{\text{IS}}), 1/t_{\text{ICS}}, 1/(t_{\text{WL}} + t_{\text{WH}}), 1/(t_{\text{IS}} + t_{\text{IH}}), \\ \text{Or } 1/(t_{\text{SCS}})^{[33]} \\ \text{MAX4} & \text{Maximum Frequency in Pipelined Mode (Lesser of 1/(t_{\text{CO}} + t_{\text{IS}}), 1/t_{\text{ICS}}, 1/(t_{\text{WL}} + t_{\text{WH}}), 1/(t_{\text{IS}} + t_{\text{IH}}), \\ \text{Or } 1/(t_{\text{SCS}})^{[33]} \\ \text{MAX4} & \text{Maximum Frequency in Pipelined Mode (Lesser of 1/(t_{\text{CO}} + t_{\text{IS}}), 1/t_{\text{ICS}}, 1/(t_{\text{WL}} + t_{\text{WH}}), 1/(t_{\text{IS}} + t_{\text{IH}}), \\ \text{Or } 1/(t_{\text{SCS}})^{[33]} \\ \text{MAX4} & \text{Maximum Frequency in Pipelined Mode (Lesser of 1/(t_{\text{CO}} + t_{\text{IS}}), 1/t_{\text{ICS}}, 1/(t_{\text{WL}} + t_{\text{WH}}), 1/(t_{\text{IS}} + t_{\text{IH}}), \\ \text{MAX} \\ \text{MAX4} & \text{Maximum Frequency in Pipelined Mode (Lesser of 1/(t_{\text{CO}} + t_{\text{IS}}), 1/t_{\text{ICS}}, 1/(t_{\text{WL}} + t_{\text{WH}}), 1/(t_{\text{IS}} + t_{\text{IH}}), \\ \text{MAX2} \\ \text{MAX4} & \text{Maximum Frequency in Pipelined Mode (Lesser of 1/(t_{\text{CO}} + t_{\text{IS}}), 1/t_{\text{ICS}}, 1/(t_{\text{WL}} + t_{\text{WH}}), 1/(t_{\text{IS}} + t_{\text{IH}}), \\ \text{MAZ2} \\ \text{MAX4} & \text{Maximum Frequency in Pipelined Mode (Lesser of 1/(t_{\text{CO}} + t_{\text{IS}}), 1/t_{\text{ICS}}, 1/(t_{\text{ICS}}, 1/(t_{\text{ICS}}, 1/(t_{\text{IS}}), 1/(t_{\text{IS}} + t_{\text{IH}}), \\ \text{On } 1/(t_{\text{IS}} + t_{\text{IH}}), \\ \text{On } 1/(t_{\text{IS}} + t_{\text{IH}}), \\ \text{MAX2} \\ \text{Asynchronous Reset Width } 1/(t_{\text{IS}} + t_{\text{IS}}), 1/(t_{\text{IS}} + t_{\text{IH}}), \\ \text{In } 1/(t_{$	Operating Freque	ency Parameters	<del>1</del>
or 1/t <sub>CO</sub> ) [33]  Maximum Frequency with External Feedback (Lesser of 1/(t <sub>CO</sub> + t <sub>S</sub> ) or 1/(t <sub>WL</sub> + t <sub>WH</sub> ) [33] MHz  Maximum Frequency in Pipelined Mode (Lesser of 1/(t <sub>CO</sub> + t <sub>IS</sub> ), 1/t <sub>ICS</sub> , 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>IS</sub> + t <sub>IH</sub> ), or 1/t <sub>SCS</sub> ) [33] MHz  Reset/Preset Parameters  RW Asynchronous Reset Width [33] ns  RR[30] Asynchronous Reset Recovery Time [33] ns  RR[30] Asynchronous Reset to Output ns  PW Asynchronous Preset Width [33] ns  RP[30] Asynchronous Preset Width [33] ns  RP[30] Asynchronous Preset Recovery Time [33] ns  RP[30] Asynchronous Preset Recovery Time [33] ns  RP[30] Asynchronous Preset Recovery Time [33] ns  RP[30] Asynchronous Preset to Output ns  User Option Parameters  LP Low Power Adder ns  SILEW Slow Output Slew Rate Adder ns  SILEW Slow Output Slew Rate Adder ns  SILEW Slow Output Slew Rate Adder ns  JTAG Timing Parameters  SI JTAG Set-up Time from TDI and TMS to TCK [33] ns  H JTAG Hold Time on TDI and TMS [33] ns  RS  CO JTAG Falling Edge of TCK to TDO [33]	f <sub>MAX1</sub>	Maximum Frequency with Internal Feedback (Lesser of 1/t <sub>SCS</sub> , 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/t <sub>CO</sub> ) [33]	MHz
Maximum Frequency in Pipelined Mode (Lesser of 1/(t <sub>CO</sub> + t <sub>IS</sub> ), 1/t <sub>ICS</sub> , 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>IS</sub> + t <sub>IH</sub> ), or 1/t <sub>ISCS</sub> ) [33] MHz  Reset/Preset Parameters  RW Asynchronous Reset Width [33] ns  RRS [30] Asynchronous Reset Recovery Time [33] ns  RRS [30] Asynchronous Reset to Output ns  Asynchronous Preset Width [33] ns  RPS [30] Asynchronous Preset Width [33] ns  RPS [30] Asynchronous Preset Width [33] ns  RPS [30] Asynchronous Preset Recovery Time [33] ns  RPS [30] Asynchronous Preset to Output ns  Reset/Preset Parameters  RW Asynchronous Reset Width [33] ns  RS [30] Asynchronous Preset Width [33] ns  RS [30] Asynchronous Preset to Output ns  RS [30] Asynchronous Preset ns [30] ns  RS [30] Asynchronous Preset Nicital ns [30] ns  RS [30] Asynchronous Reset Width [33] ns  RS [30] Asynchronous Preset Width [33] ns  RS [30] Asyn	f <sub>MAX2</sub>	Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of $1/(t_{WL} + t_{WH})$ , $1/(t_S + t_H)$ , or $1/t_{CO}$ ) [33]	MHz
Reset/Preset Parameters  Rew Asynchronous Reset Width [33] ns  Reset/Sol Asynchronous Reset Recovery Time [33] ns  Rep (30) Asynchronous Reset to Output ns  Rep (30) Asynchronous Preset Width [33] ns  Rep (30) Asynchronous Preset Width [33] ns  Rep (30) Asynchronous Preset Width [33] ns  Rep (30) Asynchronous Preset Recovery Time [33] ns  Rep (30) Asynchronous Preset Recovery Time [33] ns  Rep (30) Asynchronous Preset to Output ns  Rep (30) Asynchronous Preset Recovery Time [33] ns  Rep (30) Asynchronous Preset Width [33] ns  Rep (30) Asynchronous Pre	f <sub>MAX3</sub>	Maximum Frequency with External Feedback (Lesser of 1/(t <sub>CO</sub> + t <sub>S</sub> ) or 1/(t <sub>WL</sub> + t <sub>WH</sub> ) [33]	MHz
Asynchronous Reset Width [33]  Reg [30] Asynchronous Reset Recovery Time [33] Asynchronous Reset to Output  Reg [30, 31, 32] Asynchronous Preset Width [33] Reg [30] Asynchronous Preset Width [33] Reg [30] Asynchronous Preset Recovery Time [33] Reg [30] Asynchronous Preset Recovery Time [33] Reg [30] Asynchronous Preset to Output Reg [30] Asynchronous Preset to Output Reg [30] Asynchronous Preset to Output Reg [30] Reg [30] Asynchronous Preset to Output Reg [30] Reg [	f <sub>MAX4</sub>	Maximum Frequency in Pipelined Mode (Lesser of 1/( $t_{CO}$ + $t_{IS}$ ), 1/ $t_{ICS}$ , 1/( $t_{WL}$ + $t_{WH}$ ), 1/( $t_{IS}$ + $t_{IH}$ ), or 1/ $t_{SCS}$ ) [33]	MHz
Asynchronous Reset Recovery Time [33] Asynchronous Reset to Output  Asynchronous Preset Width [33] Asynchronous Preset Width [33]  Asynchronous Preset Width [33]  Asynchronous Preset Recovery Time [33]  Asynchronous Preset Recovery Time [33]  Asynchronous Preset to Output  ns  Bool [30, 31, 32] Asynchronous Preset to Output  ns  User Option Parameters  Lup Low Power Adder  state  Slow Output Slew Rate Adder  ns  Slow Output Slew Rate Adder  ns  JTAG Timing Parameters  State  Set-up Time from TDI and TMS to TCK [33]  ns  H JTAG Hold Time on TDI and TMS [33]  ns  Falling Edge of TCK to TDO [33]	Reset/Preset Par		
Asynchronous Reset to Output  Asynchronous Preset Width [33]  Asynchronous Preset Width [33]  Asynchronous Preset Recovery Time [33]  Asynchronous Preset Recovery Time [33]  Asynchronous Preset to Output  ns  User Option Parameters  LP  Low Power Adder  Slew  Slow Output Slew Rate Adder  ns  Slau  3.3 V I/O Mode Timing Adder [33]  ns  JTAG Timing Parameters  S JTAG  Set-up Time from TDI and TMS to TCK [33]  ns  H JTAG  Hold Time on TDI and TMS [33]  ns  Falling Edge of TCK to TDO [33]  ns	t <sub>RW</sub>		ns
Asynchronous Preset Width [33]  Asynchronous Preset Recovery Time [33]  Asynchronous Preset to Output  ns  User Option Parameters  LP  Low Power Adder  SILEW  Slow Output Slew Rate Adder  3.310  3.3 V I/O Mode Timing Adder [33]  ns  JTAG Timing Parameters  SILEW Set-up Time from TDI and TMS to TCK [33]  h JTAG  Hold Time on TDI and TMS [33]  ns  Falling Edge of TCK to TDO [33]	t <sub>RR</sub> <sup>[30]</sup>	Asynchronous Reset Recovery Time [33]	ns
Asynchronous Preset Recovery Time [33]  Asynchronous Preset to Output  Ispo [30, 31, 32]  Asynchronous Preset to Output  Ispo [30, 31, 32]  Asynchronous Preset to Output  Ispo [30, 31, 32]  Asynchronous Preset to Output  Inside [33]  Inside [34]  Insid	t <sub>RO</sub> <sup>[30, 31, 32]</sup>	1	ns
Asynchronous Preset to Output  User Option Parameters  ILP Low Power Adder ns  Islew Slow Output Slew Rate Adder ns  Islam 3.3 V I/O Mode Timing Adder [33] ns  JTAG Timing Parameters  Islam Set-up Time from TDI and TMS to TCK [33] ns  Islam Hold Time on TDI and TMS [33] ns  Islam Falling Edge of TCK to TDO [33] ns	t <sub>PW</sub>	Asynchronous Preset Width [33]	ns
User Option Parameters  LP Low Power Adder ns  SLEW Slow Output Slew Rate Adder ns  3.3 V I/O Mode Timing Adder [33] ns  JTAG Timing Parameters  SLEW Set-up Time from TDI and TMS to TCK [33] ns  H JTAG Hold Time on TDI and TMS [33] ns  FOO JTAG Falling Edge of TCK to TDO [33] ns	t <sub>PR</sub> <sup>[30]</sup>	'	ns
Low Power Adder  Slew Slow Output Slew Rate Adder  3.310 3.3 V I/O Mode Timing Adder [33] ns  JTAG Timing Parameters  S JTAG Set-up Time from TDI and TMS to TCK [33] ns  H JTAG Hold Time on TDI and TMS [33] ns  Falling Edge of TCK to TDO [33] ns	t <sub>PO</sub> <sup>[30, 31, 32]</sup>	Asynchronous Preset to Output	ns
Slew Slow Output Slew Rate Adder ns 3.3 V I/O Mode Timing Adder [33] ns JTAG Timing Parameters  S JTAG Set-up Time from TDI and TMS to TCK [33] ns Hold Time on TDI and TMS [33] ns foo JTAG Falling Edge of TCK to TDO [33] ns	User Option Para	ameters	
JTAG Timing Parameters  Set-up Time from TDI and TMS to TCK [33]  Hold Time on TDI and TMS [33]  Set-up Time from TDI and TMS [33]  Recourse Falling Edge of TCK to TDO [33]  ns	t <sub>LP</sub>	Low Power Adder	ns
JTAG Timing Parameters  S JTAG Set-up Time from TDI and TMS to TCK [33] ns  TH JTAG Hold Time on TDI and TMS [33] ns  CO JTAG Falling Edge of TCK to TDO [33] ns	t <sub>SLEW</sub>	ļ	ns
Set-up Time from TDI and TMS to TCK [33]  IN JTAG HOLD Time on TDI and TMS [33] INS HOLD TIME SET TO	t <sub>3.3IO</sub>	3.3 V I/O Mode Timing Adder [33]	ns
Hold Time on TDI and TMS [33]  CO JTAG  Hold Time on TDI and TMS [33]  Ins  Recourse the state of the state o	JTAG Timing Pa	rameters	
CO JTAG Falling Edge of TCK to TDO [33] ns	t <sub>S JTAG</sub>	Set-up Time from TDI and TMS to TCK [33]	ns
123	t <sub>H JTAG</sub>		ns
JTAG Maximum JTAG Tap Controller Frequency [33] ns	t <sub>CO JTAG</sub>	Falling Edge of TCK to TDO [33]	ns
	$f_{JTAG}$	Maximum JTAG Tap Controller Frequency [33]	ns

- **Notes**29. All AC parameters are measured with two outputs switching and 35 pF AC Test Load. 30. Logic blocks operating in low power mode, add  $t_{LP}$  to this specification. 31. Outputs using Slow Output Slew Rate, add  $t_{SLEW}$  to this specification. 32. When  $V_{CCO}$  = 3.3V, add  $t_{3.3IO}$  to this specification. 33. Tested initially and after any design or process changes that may affect these parameters.



# **Switching Characteristics**

Over the Operating Range

	200 MHz		167 MHz		154	154 MHz		143 MHz		125 MHz		100 MHz		83 MHz	
Parameter [34]	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Min	Мах	
Combinatorial N	lode Pai	rameters	3												
t <sub>PD</sub> [35, 36, 37]	-	6	_	6.5	_	7.5	_	8.5	_	10	_	12	_	15	
tpp [35, 36, 37]	_	11	-	12.5	-	14.5	-	16	_	16.5	_	17	_	19	
t <sub>PDLL</sub> [35, 36, 37]	_	12	_	13.5	_	15.5	_	17	_	17.5	_	18	_	20	
t <sub>⊏Δ</sub> [35, 36, 37]	-	8	-	8.5	-	11	-	13	_	14	_	16	_	19	
t <sub>ER</sub> [35, 38]	_	8	_	8.5	-	11	-	13	_	14	_	16	_	19	
Input Register F	Paramete	ers							-						
t <sub>WL</sub>	2.5	_	2.5	_	2.5	_	2.5	_	3	_	3	_	4	_	
t <sub>WH</sub>	2.5	_	2.5	_	2.5	_	2.5	_	3	_	3	_	4	_	
t <sub>IS</sub>	2	_	2	_	2	_	2	_	2	_	2.5	_	3	_	
t <sub>IH</sub>	2	_	2	_	2	_	2	_	2	_	2.5	_	3	_	
t <sub>ICO</sub> [35, 36, 37]	_	11	_	11	_	11	_	12.5	_	12.5	_	16	_	19	
t <sub>ICOL</sub> [35, 36, 37]	_	12	_	12	_	12	_	14	_	16	_	18	_	21	
Synchronous C	locking	Paramet	ers						-						
t <sub>CO</sub> [36, 37]	_	4	_	4	_	4.5	_	6	_	6.5 <sup>[39]</sup>	_	6.5 <sup>[40]</sup>	_	8 <sup>[4</sup>	
t <sub>S</sub> <sup>[35]</sup>	4	_	4	_	5	_	5	_	5.5 <sup>[39]</sup>	_	6 <sup>[40]</sup>	_	8 <sup>[41]</sup>	_	
t <sub>H</sub>	0	_	0	_	0	_	0	_	0	_	0	_	0	_	
t <sub>CO2</sub> [35, 36, 37]	_	9.5	_	10	_	11	_	12	_	14	_	16	_	19	
t <sub>SCS</sub> <sup>[35]</sup>	5	_	6	_	6.5	_	7	_	8 <sup>[39]</sup>	_	10	_	12	_	
t <sub>SL</sub> [35]	7.5	_	7.5	_	8.5	_	9	_	10	_	12	-	15	_	
t <sub>HL</sub>	0	_	0	_	0	_	0	_	0	_	0	_	0	_	

#### Notes

- 34. All AC parameters are measured with two outputs switching and 35 pF AC Test Load.
- 35. Logic blocks operating in low power mode, add  $t_{\mbox{\scriptsize LP}}$  to this specification.

- 35. Logic blocks operating in low power mode, add  $t_{\text{LP}}$  to this specification.
  36. Outputs using Slow Output Slew Rate, add  $t_{\text{SLEW}}$  to this specification.
  37. When  $V_{\text{CCO}} = 3.3\text{V}$ , add  $t_{3.3\text{IO}}$  to this specification.
  38.  $t_{\text{ER}}$  measured with 5 pF AC Test Load and  $t_{\text{EA}}$  measured with 35 pF AC Test Load.
  39. For reference only, the following values correspond to the obsolete CY37512 devices:  $t_{\text{CO}} = 5 \text{ ns}$ ,  $t_{\text{SCS}} = 8.5 \text{ ns}$ ,  $t_{\text{ICS}} = 8.5 \text{ ns}$ ,  $t_{\text{MAX1}} = 118 \text{ MHz}$ .
  40. The following values correspond to the CY37192V and CY37256V devices:  $t_{\text{CO}} = 6 \text{ ns}$ ,  $t_{\text{S}} = 7 \text{ ns}$ ,  $t_{\text{MAX2}} = 143 \text{ MHz}$ ,  $t_{\text{MAX3}} = 77 \text{ MHz}$ , and  $t_{\text{MAX4}} = 100 \text{ MHz}$ ; and for the CY3741. For reference only, the following values correspond to the obsolete CY37512V devices:  $t_{\text{CO}} = 6.5 \text{ ns}$ ,  $t_{\text{S}} = 9.5 \text{ ns}$ , and  $t_{\text{MAX2}} = 105 \text{ MHz}$ .

Document Number: 38-03007 Rev. \*I



# **Switching Characteristics (continued)**

Over the Operating Range

	200 MHz		167 MHz		154 MHz		143 MHz		125 MHz		100 MHz		83 MHz	
Parameter [34]	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Min	Max
Product Term C	locking	Paramet	ers		•		•	•			<u>'</u>		•	1
t <sub>COPT</sub> [42, 43, 44]	_	7	_	10	_	10	_	13	_	13	_	13	_	1
t <sub>SPT</sub>	2.5	-	2.5	_	2.5	_	3	_	5	_	5.5	_	6	_
t <sub>HPT</sub>	2.5	-	2.5	_	2.5	_	3	_	5	_	5.5	_	6	_
t <sub>ISPT</sub> <sup>[42]</sup>	0	-	0	_	0	_	0	_	0	_	0	_	0	_
t <sub>IHPT</sub>	6	_	6.5	_	6.5	_	7.5	_	9	_	11	_	14	_
t <sub>CO2PT</sub> [42, 43, 44]	_	12	_	14		15		19		19		21		24
Pipelined Mode	Parame	ters			•		•	•			•		•	
t <sub>ICS</sub> <sup>[42]</sup>	5	_	6	_	6	_	7	_	8 <sup>[45]</sup>	_	10	_	12	_
Operating Frequency	iency Pa	rameter	s		•		•	•			•		•	
f <sub>MAX1</sub>	200	_	167	_	154	_	143	_	125 <sup>[45]</sup>	_	100	_	83	_
f <sub>MAX2</sub>	200	_	200	_	200	_	167	_	154	_	153 <sup>[46]</sup>	_	125 <sup>[47]</sup>	_
f <sub>MAX3</sub>	125	_	125	_	105	_	91	_	83	_	80 <sup>[46]</sup>	_	62.5	_
f <sub>MAX4</sub>	167	_	167	_	154	_	125	_	118	_	100	_	83	_
Reset/Preset Par	ameters	1			1	1	1	1	1				1	1
t <sub>RW</sub>	8	_	8	_	8	_	8	_	10	_	12	_	15	_
t <sub>RR</sub> <sup>[42]</sup>	10	_	10	_	10	_	10	_	12	_	14	_	17	_

- 42. Logic blocks operating in low power mode, add t<sub>LP</sub> to this specification.
  43. Outputs using Slow Output Slew Rate, add t<sub>SLEW</sub> to this specification.
  44. When V<sub>CCO</sub> = 3.3V, add t<sub>3.3IO</sub> to this specification.
  45. For reference only, the following values correspond to the obsolete CY37512 devices: t<sub>CO</sub> = 5 ns, t<sub>S</sub> = 6.5 ns, t<sub>SCS</sub> = 8.5 ns, t<sub>ICS</sub> = 8.5 ns, f<sub>MAX1</sub> = 118 MHz.
  46. The following values correspond to the CY37192V and CY37256V devices: t<sub>CO</sub> = 6 ns, t<sub>S</sub> = 7 ns, f<sub>MAX2</sub> = 143 MHz, f<sub>MAX3</sub> = 77 MHz, and f<sub>MAX4</sub> = 100 MHz; and for the CY37 47. For reference only, the following values correspond to the obsolete CY37512V devices: t<sub>CO</sub> = 6.5 ns, t<sub>S</sub> = 9.5 ns, and f<sub>MAX2</sub> = 105 MHz.

Document Number: 38-03007 Rev. \*I



# **Switching Characteristics (continued)**

Over the Operating Range

	200 MHz		167 MHz		154 MHz		143 MHz		125 MHz		100 MHz		83 MHz	
Parameter [34]	Min	Мах	Min	Max										
t <sub>RO</sub> [48, 49, 50]	_	12	-	13	_	13	_	14	_	15	-	18	_	2
t <sub>PW</sub>	8	_	8	_	8	_	8	_	10	_	12	_	15	_
t <sub>PR</sub> <sup>[48]</sup>	10	_	10	_	10	_	10	_	12	_	14	_	17	_
t <sub>PO</sub> [48, 49, 50]	_	12	_	13	_	13	_	14	_	15	-	18	_	2
User Option Para	meters											_		
t <sub>LP</sub>	_	2.5	_	2.5	_	2.5	_	2.5	_	2.5	_	2.5	_	2.
t <sub>SLEW</sub>	_	3	_	3	_	3	_	3	_	3	_	3	_	3
t <sub>3.3IO</sub> <sup>[51]</sup>	-	0.3	_	0.3	_	0.3	_	0.3	_	0.3	_	0.3	_	0.
JTAG Timing Par	ameters											_		
t <sub>S JTAG</sub>	0	_	0	_	0	_	0	_	0	_	0	_	0	_
t <sub>H JTAG</sub>	20	_	20	_	20	_	20	_	20	_	20	_	20	_
t <sub>CO JTAG</sub>	_	20	_	20	_	20	_	20	_	20	_	20	_	20
f <sub>JTAG</sub>	-	20	_	20	_	20	_	20	_	20	_	20	_	20


Document Number: 38-03007 Rev. \*I

<sup>48.</sup> Logic blocks operating in low power mode, add t<sub>LP</sub> to this specification.
49. Outputs using Slow Output Slew Rate, add t<sub>SLEW</sub> to this specification.
50. When V<sub>CCO</sub> = 3.3V, add t<sub>3.3IO</sub> to this specification.
51. Only applicable to the 5 V devices.



# **Switching Waveforms**

Figure 15. Combinatorial Output



REGISTERED OUTPUT



# Switching Waveforms (continued)

Figure 18. Registered Output with Product Term Clocking Input Coming From Adjacent Buried Register




Figure 19. Latched Output





Figure 20. Registered Input




 $t_{SCS}$ t<sub>ICS</sub> **OUTPUT** 

REGISTER CLOCK



# **Switching Waveforms** (continued)

Figure 22. Latched Input




CLOCK



# **Switching Waveforms** (continued)


Figure 25. Asynchronous Preset






# **Power Consumption**

# Typical 5 V Power Consumption CY37032



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{CC}$  = 5V,  $T_A$  = Room Temperature


#### CY37064



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{CC} = 5 \text{V, T}_{A} = \text{Room Temperature}$ 




# Typical 5 V Power Consumption (continued) CY37128



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{CC}$  = 5V,  $T_A$  = Room Temperature


#### CY37192



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{\rm CC}$  = 5V,  $T_{\rm A}$  = Room Temperature




# Typical 5 V Power Consumption (continued) CY37256



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{CC}$  = 5V,  $T_A$  = Room Temperature




# Typical 3.3 V Power Consumption CY37032V



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{CC} = 3.3V,\, T_A = Room\, Temperature$ 


#### CY37064V



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{CC} = 3.3V, \, T_A = Room \, Temperature$ 




# Typical 3.3 V Power Consumption (continued) CY37128V



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{CC} = 3.3V, \, T_A = Room \, Temperature$ 


#### CY37192V



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{\rm CC}$  = 3.3V,  $\rm T_A$  = Room Temperature



# Typical 3.3 V Power Consumption (continued) CY37256V



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{CC}$  = 3.3V,  $T_A$  = Room Temperature



## **Ordering Information**

## **5 V Ordering Information**


Macrocells	Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range	
32	154	CY37032P44-154AXI	A44	44-pin TQFP (Pb-free)	Industrial	
	125	CY37032P44-125AXC	A44	44-pin TQFP (Pb-free)	Commercial	
		CY37032P44-125JXC	J67	44-pin PLCC (Pb-free)		
64	125	CY37064P44-125AXC	A44	44-pin TQFP (Pb-free)	Commercial	
		CY37064P44-125JXC	J67	44-pin PLCC (Pb-free)		
		CY37064P100-125AXC	A100	100-pin TQFP (Pb-free)		
		CY37064P44-125AXI	A44	44-pin TQFP (Pb-free)	Industrial	
		CY37064P100-125AXI	A100	100-pin TQFP (Pb-free)		
128	125	CY37128P100-125AXC	A100	100-pin TQFP (Pb-free)	Commercial	
		CY37128P160-125AXC	A160	160-pin TQFP (Pb-free)		
		CY37128P100-125AXI	A100	100-pin TQFP (Pb-free)	Industrial	
		CY37128P160-125AXI	A160	160-pin TQFP (Pb-free)		
	100	CY37128P160-100AXC	A160	160-pin TQFP (Pb-free)	Commercial	
192	83	CY37192P160-83AXC	A160	160-pin TQFP (Pb-free)	Commercial	
		CY37192P160-83AXI	A160	160-pin TQFP (Pb-free)	Industrial	
256	125	CY37256P160-125AXC	A160	160-pin TQFP (Pb-free)	Commercial	
		CY37256P160-125AXI	A160	160-pin TQFP (Pb-free)	Industrial	
	83	CY37256P160-83AXC	A160	160-pin TQFP (Pb-free)	Commercial	
		CY37256P160-83AXI	A160	160-pin TQFP (Pb-free)	Industrial	

## 3.3 V Ordering Information

Macrocells	Speed (MHz)	Ordering Code	Ordering Code Package Name Package Type		Operating Range
32	143	CY37032VP44-143AXC	A44	44-pin TQFP (Pb-free)	Commercial
	100	CY37032VP44-100AXC	A44	44-pin TQFP (Pb-free)	
64	100	CY37064VP44-100AXC	A44	44-pin TQFP (Pb-free)	Commercial
128	125	CY37128VP100-125AXC	A100	100-pin TQFP (Pb-free)	Commercial
	83	CY37128VP160-83AXI	A160	160-pin TQFP (Pb-free)	Industrial



### **Ordering Code Definitions**





### **Package Diagrams**

Figure 27. 44-pin TQFP (10 × 10 × 1.4 mm) A44S Package Outline, 51-85064





Figure 28. 44-pin PLCC J44 Package Outline, 51-85003



51-85003 \*C



### Package Diagrams (continued)

Figure 29. 100-pin TQFP (14 × 14 × 1.4 mm) A100SA Package Outline, 51-85048





Figure 30. 160-pin TQFP (24 × 24 × 1.4 mm) A160SA Package Outline, 51-85049





51-85049 \*D



## **Package Diagrams (continued)**

Figure 31. 256-ball FBGA (17 × 17 × 1.7 mm) BB256/BW0BD Package Outline, 51-85108





REFERENCE JEDEC MO-192

PACKAGE WEIGHT - 0.95gr

51-85108 \*I



## **Acronyms**

Acronym	Description
ATE	automatic test equipment
CMOS	complementary metal oxide semiconductor
CPLD	complex programmable logic device
FBGA	fine-pitch ball grid array
I/O	input/output
ISR	in-system reprogrammable
JEDEC	joint electron devices engineering council
JTAG	joint test action group
OE	output enable
PC	personal computer
PCI	peripheral component interconnect
PIM	programmable interconnect matrix
PLCC	plastic leaded chip carrier
TDI	test data-in
TDO	test data-out
TQFP	thin quad flat pack
TTL	transistor-transistor logic

### **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
mm	millimeter
ms	millisecond
nH	nanohenry
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



# **Document History Page**

Document Title: Ultra37000 CPLD Family, 5 V and 3.3 V ISR™ High Performance CPLDs Document Number: 38-03007					
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change	
**	106272	04/18/01	SZV	Change from Spec number: 38-00475 to 38-03007	
*A	124942	03/21/03	OOR	Updated 3.3V V <sub>CC</sub> requirements for –144 speeds Added an Addendum	
*B	126262	05/09/03	TEH	Changed pinout for CY37128V BB100 package	
*C	128125	07/16/03	НОМ	Obsoleted following 3.3V PLCC packaged devices: CY37032VP44-143JC CY37032VP44-100JC CY37064VP44-100JI CY37064VP84-143JC CY37064VP44-100JC CY37064VP84-100JC CY37064VP84-100JI CY37064VP84-100JI CY37064VP84-100JI CY37128VP84-125JC CY37128VP84-83JC CY37128VP84-83JI	
*D	282709	11/08/04	YDT	Changed package diagrams and labels for consistency Added Pb-free logo on first page, and a note in Features Added Pb-free package diagram labels Added Pb-free Parts to Ordering Information CY37032P44-200AXC, CY37032P44-200JXC, CY37032P44-154AXI, CY37032P44-154JXI, CY37032P44-125AXC, CY37032P44-125JXC, CY37064P44-200AXC, CY37064P44-200JXC, CY37064P100-200AXC, CY37064P44-154AXI, CY37064P44-154JXI, CY37064P44-125AXC, CY37064P44-125JXC, CY37064P100-125AXC, CY37064P44-125AXI, CY37064P100-125AXI, CY37128P84-167JXC, CY37128P100-167AXC, CY37128P160-167AXC, CY37128P84-125JXI, CY37128P100-125AXI, CY37128P160-125AXC, CY37128P84-125JXI, CY37128P100-125AXI, CY37128P160-125AXI, CY37128P84-100JXC, CY37128P100-100AXC, CY37128P160-125AXC, CY37128P100-100AXI, CY37192P160-154AXC, CY37192P160-83AXI, CY37256P160-125AXI, CY37256P160-125AXC, CY37032VP44-143AXC, CY37032VP44-100AXC, CY37032VP44-100AXI, CY37032VP44-100JXI, CY37064VP100-100AXC, CY37064VP100-143AXC, CY37064VP44-100AXC, CY37064VP100-100AXC, CY37064VP44-100AXI, CY37064VP100-100AXI, CY37128VP100-125AXI, CY37128VP160-83AXC, CY37128VP160-125AXI, CY37128VP160-83AXI, CY37128VP160-83AXC, CY37128VP100-83AXI, CY37128VP160-83AXI, CY37128VP160-83AXC, CY37128VP100-83AXI, CY37128VP160-83AXI, CY37128VP160-83AXC, CY37128VP100-83AXI, CY37128VP160-83AXI, CY37128VP160-83AXC, CY37128VP100-83AXI, CY37128VP160-83AXI, CY37128VP160-100AXC, CY37128VP100-83AXI, CY37128VP160-80AXI, CY37128VP160-100AXC, CY37128VP100-80AXI, CY37128VP160-80AXI, CY37128VP160-100AXC, CY37128VP160-60AXC, CY37128VP160-100AXC, CY37128VP160-100AXI, CY37128VP160-66AXC, CY37256VP160-100AXC, CY37256VP160-100AXI, CY37256VP160-66AXC	
*E	321635	03/14/05	PCX	Added Package Diagram BG292 Updated all PBGA package type information (BG292 & BG388)	



## **Document History Page (continued)**

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*F	2813051	12/04/09	AAE	a.In the features section, reduced the maximum number of pins from 400 to 256 in reference to current package pin count in production.  b. 5V Selection Guide: Removed CY37384 and CY37512 options from the general information table, removed CY37384 and CY37512 options from the Speed Bins table, removed all in-active speed bin options, removed all in-active device-package offering and I/O count options.  c. 3.3V Selection Guide: Removed CY37384V and CY37512V options from the general information table, removed CY37384V and CY37512V options from the Speed Bins table, removed all in-active speed bin options, remove all in-active device-package offering and I/O count options.  d. Updated the development software support specific to Programming in which the CY3700i (ISR Programming Kit) reference had been replaced wit the CYUSBISRPC Programming Cable User's Guide.  e. Logic diagrams: Removed references to CY37384/ CY37384V and CY37512/ CY37512V.  f. 5V Device Electrical Characteristics specific to the Inductance table: Removed 44 pin CLCC, 84 pin PLCC, 84 pin CLCC and 208 pin PQFP from the table.  g. 3.3V Device Electrical Characteristics specific to the Inductance table: Removed 44 pin CLCC, 84 pin PLCC, 84 pin CLCC and 208 pin PQFP from the table.  h. Note 10: Updated CY37064VP100-AC to CY37064VP100-AXC and CY37064VP44-143AC to CY37064VP44-143BAC because these are obsolete device-package options.  i. Note 16: Removed CY37384 device as a reference.  j. Note 16: Removed CY37384V device as a reference.  k. Power Consumption graphs: Removed reference graphs for CY37384, CY37512, CY37384V and CY37512V.  l. Pin Configurations: Removed reference pin-outs for 44 Pin CLCC, 48B FBGA, 84 Pin PLCC, 84 Pin CLCC, 100B FBGA, 160 pin CQFP, 208 pin CQFI 208 pin PQFP, 292B PBGA, 388B PBGA, and 400B FBGA.



# **Document History Page (continued)**

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*F (cont)	2813051	12/04/09	AAE	m. Updated the 5 V Ordering Information: Removed the following obsolete par numbers: CY37032P44-200AC, CY37032P44-200AXC, CY37032P44-200JC, CY37032P44-200JXC, CY37032P44-154AC, CY37032P44-154JC, CY37032P44-154AI, CY37032P44-154JI, CY37032P44-154JI, CY37032P44-154JI, CY37032P44-154JI, CY37032P44-125JC, CY37032P44-125JC, CY37032P44-125JC, CY37032P44-125JI, CY37064P44-200AC, CY37064P44-200AXC, CY37064P44-200JC, CY37064P44-200JXC, CY37064P44-154JC, CY37064P44-125JC, CY37064P44-154JC, CY37064P44-154JC, CY37064P44-154JC, CY37064P44-154JL, CY37064P44-154AI, CY37064P44-154JL, CY37064P44-154JL, CY37064P44-154JL, CY37064P44-125JC, CY37064P84-125JC, CY37028P84-167JC, CY37128P884-167JXC, CY37128P80-167AC, CY37128P88-167JC, CY37128P84-167JXC, CY37128P84-125JXC, CY37128P84-125JXC, CY37128P84-125JXC, CY37128P84-125JXC, CY37128P84-125JXC, CY37128P84-125JXC, CY37128P84-100JC, CY37128P84-100JXC, CY37128P84-100JC, CY37128P84-100JXC, CY37128P84-100JXC, CY37128P84-100JXC, CY37128P84-100JXC, CY37128P84-100JXC, CY37128P160-100AC, CY37128P860-125AI, CY37128P860-125AI, CY37128P860-125AI, CY37128P160-154AXC, CY37128P160-154AXC, CY37128P160-154AXC, CY37128P160-154AXC, CY37128P160-154AXC, CY37128P160-154AXC, CY37256P208-125NC, CY37256P208-83NI, CY37256P160-125AI, CY37256P208-125NC, CY37256P208-83NI, CY37256P208-83NIC, CY37256P208-83NIC, CY37256P208-83NIC, CY37256P208-83NIC, CY37256P208-83NIC, CY37256P208-83NIC, CY37384P208-83NIC, CY37384P208-83NIC, CY37512P256-100BGC, CY37512P208-83NIC, CY37512P256-100BGC, CY37512P208-83NIC, CY37512P256-83BGC, CY37512P208-83NIC, C



# **Document History Page (continued)**

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*F (cont)	2813051	12/04/09	AAE	n. Updated the 3.3V Ordering Information: Removed the following obsolete part numbers: CY37032VP44-143AC, CY37032VP48-143BAC, CY37032VP44-100AC, CY37032VP48-100BAC, CY37032VP44-100AI, CY37032VP44-100AXI, CY37032VP48-100BAI, CY37032VP44-100JI, CY37032VP44-100JXI, CY37032VP44-143AC, CY37064VP48-143BAC, CY37064VP100-143AC, CY37064VP100-143BC, CY37064VP44-100AC, CY37064VP44-100AC, CY37064VP44-100AI, CY37064VP100-100AC, CY37064VP100-100BBC CY37064VP44-100AI, CY37064VP100-100AC, CY37064VP48-100BAI, CY37064VP100-100AI, CY37064VP48-100BBI, CY37064VP100-100AI, 5962-9952001QYA, CY37128VP100-125AC, CY37128VP100-83BC, CY37128VP100-83BBC, CY37128VP160-83AC, CY37128VP100-83BBI, CY37128VP160-83AI, S962-9952201QYA, CY37128VP100-83BBI, CY37128VP160-83AI, 5962-9952201QYA, CY37192VP160-100AC, CY37256VP26-100BBC, CY37256VP26-100BGC, CY37256VP26-100BBC, CY37256VP26-100BGC, CY37256VP26-66BGI, S962-9952401QZC, CY37384VP208-83NC, CY37384VP268-83BGC, CY37384VP208-86NC, CY37384VP208-86NC, CY37384VP208-86NC, CY37384VP208-86NC, CY37384VP208-86NC, CY37512VP208-66NC, CY37512VP208-66NG, CY37512VP208-66NG, CY37512VP352-66BGC, CY37512VP352-66BGI, CY37512VP352-6
*F (cont)	2813051	12/04/09	AAE	o. Updated package diagram drawing revisions on the following: 51-85064, 51-85003, 51-85048. p. Removed package diagram drawing references for obsoleted part numbers 44 pin CLCC (51-80014), 48FBGA (51-85109), 84 pin CLCC (51-80095), 100EFBGA (51-85107), 160 pin CQFP (51-80106), 208 pin PQFP (51-85069), 208 pin CQFP (51-80105), 292B PBGA (51-85097), 388B PBGA (51-85103), 400EFBGA (51-85111). q. Addendum for 3.3V Operating Range: Updated CY37064VP100-AC to CY37064VP100-AXC and CY37064VP44-143AC to CY37064VP44-143AXC Removed references to CY37064VP100-143BBC and CY37064VP48-143BAC because these are obsolete device-package options r. Removed Military Operating Range because all Military Part numbers have been obsoleted.
*G	2896152	03/19/2010	AAE	Removed inactive parts from Ordering Information. Updated Table of Contents. Updated Packaging Information. Updated links in Sales, Solutions, and Legal Information.
*H	3081920	11/09/2010	AAE	Updated Ordering Information and Ordering Code Definitions. Minor edits.
*	3721588	08/23/2012	AAE	Updated Package Diagrams (spec 51-85064 (Changed revision from *D to *E) spec 51-85003 (Changed revision from *B to *C), spec 51-85048 (Changed revision from *D to *G), spec 51-85049 (Changed revision from *C to *D), spec 51-85108 (Changed revision from *H to *I)). Added Acronyms and Units of Measure. Updated in new template.



#### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive
Clocks & Buffers
Interface

Lighting & Power Control

Memory PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface

cypress.com/go/powerpsoc

cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless **PSoC Solutions** 

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2001-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-03007 Rev. \*I

Revised August 23, 2012

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for CPLD - Complex Programmable Logic Devices category:

Click to view products by Cypress manufacturer:

Other Similar products are found below:

5962-9952001QYA 5M1270ZT144I5 M4A5-12864-10YNI M4A5-12864-12YNI M4A5-3232-5VNC M4A5-6432-7VNI CY3LV002-10JC CY7C344B-15JI ISPLSI 1032-90LJ ISPLSI 1048-70LQ LA4064V-75TN44E LC4064ZC-5MN56C M4A3-3232-10VC M4A5-256128-12YNI MACH435Q-20JC ISPLSI 1032-60LJ ISPLSI 1032-80LJ ISPLSI 1048-50LQ LA4032V-75TN44E LC4032ZC-5MN56I 5962-9759901QZC XC95288XL-10CS280I LC4032ZC-75MN56I LC5512MV-45F256C M4A5-6432-10VNI ISPLSI2096A-80LT128I M4A3-256192-10FAI LA4128V-75TN128E M4A3-3232-5VC48 M4A3-64/32-12VNI48 CP4878DM M4A3-256/160-7YC M4A3-32/32-10VNC48 M4A3-384/192-10FANC M4A3-512/160-14YI M4A5-128/64-7YI M4A5-192/96-10VC M4A5-192/96-10VI M4A5-256/128-10YNC M4A5-256/128-7YC M4A5-32/32-10VC M4A5-64/32-10VNC M5-192/120-10YI/1 M5-320/160-10YI M5-320/160-12YC CY37032P44-125JI CY37032VP44-100AXC CY37064P44-154JI CY37064P84-125JXC CY37064P84-154JXIT