

# 2-Mbit (128 K × 16) Static RAM

#### **Features**

■ Very high speed: 45 ns

■ Wide voltage range: 2.20 V to 3.60 V

■ Pin compatible with CY62137CV30

■ Ultra low standby power

Typical standby current: 1 μA

Maximum standby current: 7 μA

■ Ultra low active power

□ Typical active current: 2 mA at f = 1 MHz

■ Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features

■ Automatic power-down when deselected

Complementary metal oxide semiconductor (CMOS) for optimum speed and power

■ Byte power-down feature

■ Offered in Pb-free 48-ball very fine-pitch ball grid array (VFBGA) and 44-pin thin small outline package (TSOP II) package

# **Functional Description**

The CY62137EV30 is a high performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This


is ideal for providing More Battery Life  $^{\mathbb{T}}$  (MoBL $^{\mathbb{B}}$ ) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption by 90% when addresses are not toggling. The device can also be put into standby mode reducing power consumption when deselected ( $\overline{\text{CE}}$  HIGH or both  $\overline{\text{BLE}}$  and  $\overline{\text{BHE}}$  are HIGH). The input and output pins (I/O $_0$  through I/O $_{15}$ ) are placed in a high impedance state when: deselected ( $\overline{\text{CE}}$  HIGH), outputs are disabled ( $\overline{\text{OE}}$  HIGH), both Byte High Enable and Byte Low Enable are disabled ( $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  HIGH), or during a write operation ( $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW).

<u>Writing</u> to the device is a<u>ccomplished</u> by asserting Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>).

Reading from the device is accomplished by asserting Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on I/O $_0$  to I/O $_7$ . If Byte High Enable (BHE) is LOW, then data from memory appears on I/O $_8$  to I/O $_{15}$ . See the Truth Table on page 11 for a complete description of read and write modes.

The CY62137EV30 is available in 48-ball VFBGA and 44-pin TSOPII packages.

For a complete list of related documentation, click here.



**Cypress Semiconductor Corporation**Document Number: 38-05443 Rev. \*I

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600





## **Contents**

Pin Configurations	3
Product Portfolio	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	
Capacitance	5
Thermal Resistance	5
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering information	12
Ordering Code Definitions	12
Package Diagrams	
Acronyms	15
Document Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	18
Products	18
PSoC® Solutions	18
Cypress Developer Community	18
Technical Support	18



# **Pin Configurations**

Figure 1. 48-ball VFBGA pinout (Top View) [1, 2]





Figure 2. 44-pin TSOP II pinout (Top View) [1]



# **Product Portfolio**

							Power Di	ssipation		
Product	V <sub>CC</sub> Range (V)		Speed			erating I <sub>CC</sub> (mA)		– Standby I <sub>SB2</sub> (μ <b>A</b> )		
Troduct			(ns)			f = f <sub>max</sub>				
	Min	Typ <sup>[3]</sup>	Max		Typ <sup>[3]</sup>	Max	Typ <sup>[3]</sup>	Max	Typ <sup>[3]</sup>	Max
CY62137EV30-45LL 2.2 V 3.0 V 3.6 V		45 ns	2	2.5	15	20	1	7		

#### Notes

- 1. NC pins are not connected on the die.
- Pins D3, H1, G2, H6 and H3 in the 48-ball VFBGA package are address expansion pins for 4 Mb, 8 Mb, 16 Mb, and 32 Mb and 64 Mb respectively.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25 °C.



# **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage temperature ......-65 °C to + 150 °C Ambient temperature with Supply voltage to ground potential  $^{[4, \, 5]}$  ......-0.3 V to  $(V_{CC(MAX)} + 0.3 \, V)$ DC voltage applied to outputs in High Z state  $^{[4, \, 5]}$  ......-0.3 V to  $(V_{CC(MAX)} + 0.3 \text{ V})$ 

DC input voltage [4, 5]0.3 V to	$V(V_{CC(MAX)} + 0.3 V)$
Output current into outputs (LOW)	20 mA
Static discharge voltage (per MIL-STD-883, Method 3015)	> 2001 V
Latch up current	> 200 mA

# **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> <sub>CC</sub> <sup>[6]</sup>
CY62137EV30-45LL	Industrial	–40 °C to +85 °C	2.2 V to 3.6 V

### **Electrical Characteristics**

Over the Operating Range

5	B	T 1.0				Unit	
Parameter	Description	lest Co	Test Conditions		<b>Typ</b> [7]		Max
V <sub>OH</sub>	Output HIGH voltage	I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> = 2.20 V	2.0	_	_	V
		$I_{OH} = -1.0 \text{ mA}$	V <sub>CC</sub> = 2.70 V	2.4	-	_	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 0.1 mA	V <sub>CC</sub> = 2.20 V	-	_	0.4	V
		I <sub>OL</sub> = 2.1 mA	V <sub>CC</sub> = 2.70 V	-	_	0.4	V
V <sub>IH</sub>	Input HIGH voltage	V <sub>CC</sub> = 2.2 V to 2.7	' V	1.8	-	V <sub>CC</sub> + 0.3	V
		V <sub>CC</sub> = 2.7 V to 3.6	V	2.2	-	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage	V <sub>CC</sub> = 2.2 V to 2.7	V <sub>CC</sub> = 2.2 V to 2.7 V		-	0.6	V
		V <sub>CC</sub> = 2.7 V to 3.6 V		-0.3	-	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \le V_1 \le V_{CC}$		-1	-	+1	μА
I <sub>OZ</sub>	Output leakage current	$GND \le V_O \le V_{CC}$	Output disabled	-1	-	+1	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating supply current	$f = f_{max} = 1/t_{RC}$	V <sub>CC</sub> = V <sub>CCmax</sub>	-	15	20	mA
		f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	_	2.0	2.5	
I <sub>SB1</sub> <sup>[8]</sup>	Automatic CE power-down current — CMOS inputs	$\frac{\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}}{(\text{BHE and BLE}) \ge \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}}$ $\text{f = f}_{\text{max}} \text{ (address af e o (OE and WE)}$ $\text{V}_{\text{CC}} = 3.60 \text{ V}$	-	1	7	μА	
I <sub>SB2</sub> <sup>[8]</sup>	Automatic CE power-down current — CMOS inputs	(BHE and BLE) >	$\frac{\overline{CE} \ge V_{CC} - 0.2 \text{ V or}}{(\text{BHE and BLE}) \ge V_{CC} - 0.2 \text{ V,}}$ $V_{\text{IN}} \ge V_{CC} - 0.2 \text{ V or } V_{\text{IN}} \le 0.2 \text{ V,}$ $f = 0,$			7	μА

#### Notes

- Notes

  4. V<sub>IL(min.)</sub> = -2.0 V for pulse durations less than 20 ns.

  5. V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.

  6. Full device AC operation assumes a 100 μs ramp time from 0 to Vcc(min) and 200 μs wait time after V<sub>CC</sub> stabilization.

  7. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25 °C.

  8. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> specification. Other inputs can be left floating.



# Capacitance


Parameter [9]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

# **Thermal Resistance**

Parameter [9]	Description	Test Conditions	48-ball BGA	44-pin TSOP II	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	54	57	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		12	17	°C/W

# **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms



Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

#### Note

<sup>9.</sup> Tested initially and after any design or process changes that may affect these parameters.




## **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	<b>Typ</b> [10]	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1	-	-	V
I <sub>CCDR</sub> <sup>[11]</sup>	Data retention current	V <sub>CC</sub> = 1 V,	-	0.8	3	μА
		$\overline{CE} \ge V_{CC} - 0.2 \text{ V or}$				
		$(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$				
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
t <sub>CDR</sub> <sup>[12]</sup>	Chip deselect to data retention time		0	_	_	ns
t <sub>R</sub> <sup>[13]</sup>	Operation recovery time		45	_	_	ns

## **Data Retention Waveform**



- 10. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25 °C.

  11. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> specification. Other inputs can be left floating.

- 12. Tested initially and after any design or process changes that may affect these parameters.

  13. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> ≥ 100 μs or stable at V<sub>CC(min.)</sub> ≥ 100 μs.

  14. BHE BLE is the AND of both BHE and BLE. The chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.



# **Switching Characteristics**

Over the Operating Range

Parameter [15, 16]	Description	45	ns	1114
Parameter [10, 10]	Description	Min	Max	Unit
Read Cycle				
t <sub>RC</sub>	Read cycle time	45	_	ns
t <sub>AA</sub>	Address to data valid	-	45	ns
t <sub>OHA</sub>	Data hold from address change	10	_	ns
t <sub>ACE</sub>	CE LOW to data valid	-	45	ns
t <sub>DOE</sub>	OE LOW to data valid	_	22	ns
t <sub>LZOE</sub>	OE LOW to Low Z [17]	5	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z [17, 18]	_	18	ns
t <sub>LZCE</sub>	CE LOW to Low Z [17]	10	_	ns
t <sub>HZCE</sub>	CE HIGH to High Z [17, 18]	_	18	ns
t <sub>PU</sub>	CE LOW to power-up	0	_	ns
t <sub>PD</sub>	CE HIGH to power-down	_	45	ns
t <sub>DBE</sub>	BLE/BHE LOW to data valid	_	45	ns
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z [17]	5	_	ns
t <sub>HZBE</sub>	BLE/BHE HIGH to High Z [17, 18]	_	18	ns
Write Cycle [19, 20	)]			
t <sub>WC</sub>	Write cycle time	45	_	ns
t <sub>SCE</sub>	CE LOW to write end	35	_	ns
t <sub>AW</sub>	Address setup to write end	35	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	ns
t <sub>PWE</sub>	WE pulse width	35	_	ns
t <sub>BW</sub>	BLE/BHE LOW to write end	35	_	ns
t <sub>SD</sub>	Data setup to write end	25	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>HZWE</sub>	WE LOW to High Z [17, 18]	-	18	ns
t <sub>LZWE</sub>	WE HIGH to Low Z [17]	10	_	ns

<sup>15.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1V/ns) or less, timing reference levels of  $V_{CC(typ)}/2$ , input pulse

levels of 0 to V<sub>CC(typ.)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in Figure 3 on page 5.

16. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in production.

<sup>17.</sup> At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZDE}$  is less than  $t_{LZDE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given

<sup>18.</sup> t<sub>HZOE</sub>, t<sub>HZOE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> transitions are measured when the <u>outputs</u> enter <u>a high impedance</u> state.

19. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>II</sub>, BHE and BLE = V<sub>II</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INAC<u>TIVE</u>. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.

20. The minimum pulse width for write cycle 3 (WE controlled, OE LOW) should be equal to the sum of tsD and thzwe.



# **Switching Waveforms**

Figure 5. Read Cycle 1: Address Transition Controlled [21, 22]





Figure 6. Read Cycle No. 2:  $\overline{\text{OE}}$  Controlled [22, 23]



<sup>21.</sup> The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{|L}$ ,  $\overline{BHE}$  and  $\overline{BLE} = V_{|L}$ .

22.  $\overline{WE}$  is HIGH for read cycle.

23. Address valid prior to or coincident with  $\overline{CE}$  and  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW.



# Switching Waveforms (continued)

Figure 7. Write Cycle No. 1: WE Controlled [24, 25, 26]





Figure 8. Write Cycle No. 2:  $\overline{\text{CE}}$  Controlled [24, 25, 26]



### Notes

- 24. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and BLE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the
- 25. Data I/O is high impedance if  $\overline{\text{OE}} = \text{V}_{\text{IH}}$ .

  26. If  $\overline{\text{CE}}$  goes HIGH simultaneously with WE = V<sub>IH</sub>, the output remains in a high impedance state.

  27. During this period, the I/Os are in output state and input signals should not be applied.



# Switching Waveforms (continued)

Figure 9. Write Cycle No. 3: WE Controlled, OE LOW [28]





Figure 10. Write Cycle No. 4: BHE/BLE Controlled, OE LOW [28]





# **Truth Table**

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	X <sup>[30]</sup>	X <sup>[30]</sup>	High Z	Deselect/power-down	Standby (I <sub>SB</sub> )
X <sup>[30]</sup>	Х	Х	Н	Н	High Z	Deselect/power-down	Standby (I <sub>SB</sub> )
L	Н	L	L	L	Data out (I/O <sub>O</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data out (I/O <sub>O</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	L	Χ	L	L	Data in (I/O <sub>O</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data in (I/O <sub>O</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data in (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )


Note 30. Chip enable  $(\overline{CE})$  and Byte enables  $(\overline{BHE} / \overline{BLE})$  must be at fixed CMOS levels (not floating). Intermediate voltage levels on these pins is not permitted.



# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62137EV30LL-45BVXI	51-85150	48-ball VFBGA (Pb-free)	Industrial
45	CY62137EV30LL-45ZSXI	51-85087	44-pin TSOP II (Pb-free)	


# **Ordering Code Definitions**





# **Package Diagrams**

Figure 11. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150




NOTE:
PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 \*H



# Package Diagrams (continued)

Figure 12. 44-pin TSOP Z44-II Package Outline, 51-85087



51-85087 \*E



# **Acronyms**

Acronym	Description
BLE	Byte Low Enable
BHE	Byte High Enable
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

# **Document Conventions**

# **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
μS	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
%	percent
pF	picofarad
Ω	ohm
V	volt
W	watt



# **Document History Page**

Documen Documen	Document Title: CY62137EV30 MoBL <sup>®</sup> , 2-Mbit (128 K × 16) Static RAM Document Number: 38-05443				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
**	203720	AJU	See ECN	New data sheet	
*A	234196	AJU	See ECN	Changed $I_{CC}$ MAX at f=1MHz from 1.7 mA to 2.0 mA Changed $I_{CC}$ TYP from 12 mA (35 ns speed bin) and 10 mA (45 ns speed bin) to 15 mA and 12 mA respectively Changed $I_{CC}$ MAX from 20 mA (35 ns speed bin) and 15 mA (45 ns speed bin) to 25 mA and 20 mA respectively Changed $I_{SB1}$ and $I_{SB2}$ TYP from 0.6 $\mu$ A to 0.7 $\mu$ A Changed $I_{SB1}$ and $I_{SB2}$ MAX from 1.5 $\mu$ A to 2.5 $\mu$ A Changed $I_{CCDR}$ from 1 $\mu$ A to 2 $\mu$ A Fixed typos on TSOP II pinout: Pin 18-22: address lines Pin 23: NC Added Pb-free information	
*B	427817	NXR	See ECN	Converted from Advanced Information to Final. Removed 35 ns Speed Bin Removed "L" version Changed ball E3 from DNU to NC. Removed the redundant footnote on DNU. Moved Product Portfolio from Page # 3 to Page #2. Changed $I_{CC}$ (Max) value from 2 mA to 2.5 mA and $I_{CC}$ (Typ) value from 1.5 mA to 2 mA at f=1 MHz Changed $I_{CC}$ (Typ) value from 12 mA to 15 mA at f = $f_{max}$ =1/ $t_{RC}$ Changed $I_{SB1}$ and $I_{SB2}$ Typ. values from 0.7 $\mu$ A to 1 $\mu$ A and Max. values from 2.5 $\mu$ A to 7 $\mu$ A. Changed $I_{CC}$ stabilization time in footnote #7 from 100 $\mu$ s to 200 $\mu$ s Changed the AC test load capacitance from 50pF to 30pF on Page# 4 Changed $I_{CCDR}$ from 1.5V to 1V on Page# 4. Changed $I_{CCDR}$ from 2 $\mu$ A to 3 $\mu$ A. Added $I_{CCDR}$ typical value. Corrected $I_{R}$ in Data Retention Characteristics from 100 $\mu$ s to $I_{RC}$ ns Changed $I_{CDE}$ from 6 ns to 5 ns Changed $I_{LZDE}$ from 3 ns to 5 ns Changed $I_{LZOE}$ from 3 ns to 5 ns Changed $I_{RZOE}$ , $I_{RZOE}$ , $I_{RZDE}$ and $I_{RZWE}$ from 15 ns to 18 ns Changed $I_{RZOE}$ , $I_{RZOE}$ , $I_{RZDE}$ and $I_{RZWE}$ from 15 ns to 18 ns Changed $I_{RZOE}$ , $I_{RZOE}$ , $I_{RZDE}$ and $I_{RZWE}$ from 15 ns to 18 ns Changed $I_{RZOE}$ , $I_{RZOE}$ , $I_{RZDE}$ and $I_{RZWE}$ from 15 ns to 18 ns Changed $I_{RZOE}$ , $I_{RZDE}$ , and $I_{RZWE}$ from 40 ns to 35 ns Changed $I_{RZOE}$ , from 20 ns to 25 ns Updated the Ordering Information table and replaced the Package Name column with Package Diagram.	
*C	2604685	VKN / PYRS	11/12/08	Added footnote 8 related to I <sub>SB2</sub> and I <sub>CCDR</sub> Added footnote 13 related to AC timing parameters	
*D	3143896	RAME	01/17/2011	Converted all tablenote to footnotes. Added Ordering Code Definitions. Added Acronyms and Units of Measure. Updated Package Diagrams: spec 51-85150 – Changed revision from *D to *F.	
*E	3283711	AJU	06/15/2011	Updated Functional Description: Removed the Note "For best practice recommendations, refer to the Cypress application note "SRAM System Design Guidelines" on <a href="http://www.cypress.com">http://www.cypress.com</a> website." and its reference. Updated to new template.	



# **Document History Page** (continued)

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*F	3806123	TAVA	11/08/2012	Updated Data Retention Waveform (Updated Figure 4 (Changed " $V_{DR} \ge 1.5 V_{DR} \ge 1.0 V$ ")). Updated Package Diagrams (spec 51-85150 (Changed revision from *F to *H) spec 51-85087 (Changed revision from *C to *E)).
*G	4101224	VINI	08/21/2013	Updated Switching Characteristics: Updated Note 16. Updated to new template. Completing Sunset Review.
*H	4574264	VINI	11/19/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Maximum Ratings: Referred Notes 4 and 5 In "Supply voltage to ground potential". Updated Switching Characteristics: Added Note 20 and referred the same note in "Write Cycle".
*	5025363	VINI	11/24/2015	Updated Thermal Resistance: Changed value of $\Theta_{JA}$ parameter corresponding to 48-ball BGA package from 75 °C/W to 54 °C/W. Changed value of $\Theta_{JA}$ parameter corresponding to 44-pin TSOP II package from 77 °C/W to 57 °C/W. Changed value of $\Theta_{JC}$ parameter corresponding to 48-ball BGA package from 10 °C/W to 12 °C/W. Changed value of $\Theta_{JC}$ parameter corresponding to 44-pin TSOP II package from 13 °C/W to 17 °C/W. Updated to new template. Completing Sunset Review.



# Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory PSoC

Touch Sensing USB Controllers

Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

## PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

## **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM category:

Click to view products by Cypress manufacturer:

Other Similar products are found below:

CY6116A-35DMB CY7C1049GN-10VXI CY7C128A-45DMB GS8161Z36DD-200I GS88237CB-200I RMLV0408EGSB-4S2#AA0

IDT70V5388S166BG IS64WV3216BLL-15CTLA3 IS66WVE4M16ECLL-70BLI PCF8570P K6F2008V2E-LF70000 K6T4008C1B-GB70

CY7C1353S-100AXC AS6C8016-55BIN AS7C164A-15PCN 515712X IDT71V67603S133BG IS62WV51216EBLL-45BLI

IS63WV1288DBLL-10HLI IS66WVE2M16ECLL-70BLI 70V639S10BCG IS66WVE4M16EALL-70BLI IS62WV6416DBLL-45BLI

IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC CY7C1381KVE33-133AXI 8602501XA 5962-3829425MUA 5962-3829430MUA

5962-8855206YA 5962-8866201YA 5962-8866204TA 5962-8866206MA 5962-8866208UA 5962-8872502XA 5962-9062007MXA 5962
9161705MXA 70V3579S6BFI GS882Z18CD-150I M38510/28902BVA 8413202RA 5962-8866203YA 5962-8871203XA 5962
8971202ZA 5962-8872501LA 5962-8866208YA 5962-8866205YA 5962-8866205UA 5962-8866203YA 5962-8855202YA