

1-Mbit (64 K × 16) Static RAM

Features

- Temperature ranges
 - □ Automotive-A: -40 °C to 85 °C
 - □ Automotive-E: -40 °C to 125 °C
- Pin and function compatible with CY7C1021CV33
- High speed
 - \Box t_{AA} = 10 ns (Automotive-A)
 - \Box t_{AA} = 12 ns (Automotive-E)
- CMOS for optimum speed and power
- Low active power: 325 mW (max)
- Automatic power down when deselected
- Independent control of upper and lower bits
- Available in Pb-free and non Pb-free 44-pin 400 Mil SOJ, 44-pin TSOP II, and 48-ball FBGA packages

Functional Description


The CY7C1021CV33 is a high performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power down feature that significantly reduces power consumption when deselected.

Writing to the device is accomplished by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. If Byte Low Enable (\overline{BLE}) is LOW, then data from I/O pins $(I/O_1$ through $I/O_8)$, is written into the location specified on the address pins $(A_0$ through $A_{15})$. If Byte High Enable (\overline{BHE}) is LOW, then data from I/O pins $(I/O_9$ through $I/O_{16})$ is written into the location specified on the address pins $(A_0$ through $A_{15})$.

Reading from the device is accomplished by taking Chip Enable $(\overline{\text{CE}})$ and Output Enable $(\overline{\text{OE}})$ LOW while forcing the Write Enable $(\overline{\text{WE}})$ HIGH. If Byte Low Enable $(\overline{\text{BLE}})$ is LOW, then data from the memory location specified by the address pins appear on I/O₁ to I/O₈. If Byte High Enable $(\overline{\text{BHE}})$ is LOW, then data from memory appears on I/O₉ to I/O₁₆. For more information, see the Truth Table on page 10 for a complete description of Read and Write modes.

The input and output pins (I/O $_1$ through I/O $_{16}$) are placed in a high impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW and WE LOW).

Logic Block Diagram



CY7C1021CV33



Contents

Selection Guide	3
Pin Configuration	3
Pin Definitions	4
Maximum Ratings	5
Operating Range	5
Electrical Characteristics	
Capacitance	6
Thermal Resistance	
AC Test Loads and Waveforms	
Switching Characteristics	7
Switching Waveforms	
Truth Table	10

Ordering Information	11
Ordering Code Definitions	
Package Diagrams	
Acronyms	15
Document Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	17



Selection Guide

Description	Description					
Maximum Access Time		10	12	ns		
Maximum Operating Current	Automotive-A	90	_	mA		
	Automotive-E	_	90	mA		
Maximum CMOS Standby Current	Automotive-A	5	_	mA		
	Automotive-E	_	10	mA		

Pin Configuration

Figure 1. 44-pin SOJ/TSOP II [1]





Figure 2. 48-ball FBGA Pinout [1]



Note

^{1.} NC pins are not connected on the die.



Pin Definitions

Pin Name	SOJ, TSOP Pin Number	BGA Pin Number	I/O Type	Description	
A ₀ -A ₁₅	1–5, 18–21, 24–27, 42–44	A3, A4, A5, B3, B4, C3, C4, D4, H2, H3, H4, H5, G3, G4, F3, F4	Input	Address Inputs. Used to select one of the address locations.	
I/O ₁ –I/O ₁₆ ^[2]	7–10, 13–16, 29–32, 35–38	B6, C6, C5, D5, E5, F5, F6, G6, B1, C1, C2, D2, E2, F2, F1, G1	Input or Output Bidirectional Data I/O lines. Used as input or output lines depending on operation.		
NC	22, 23, 28	A6, D3, E3, E4, G2, H1, H6	No Connect	No Connects. Not connected to the die.	
WE	17	G5	Input or Control	Write Enable Input, Active LOW. When selected LOW, a write is conducted. When deselected HIGH, a read is conducted.	
CE	6	B5	Input or Control	Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.	
BHE, BLE	40, 39	B2, A1	Input or Control	Byte Write Select Inputs, Active LOW. $\overline{\rm BHE}$ controls I/O ₁₆ – I/O ₉ , BLE controls I/O ₈ – I/O ₁ .	
ŌĒ	41	A2	Input or Control	Output Enable, Active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, the I/O pins are tristated and act as input data pins.	
V _{SS}	12, 34	D1, E6	Ground	Ground for the Device. Connected to ground of the system.	
V _{CC}	11, 33	D6, E1	Power Supply	Power Supply Inputs to the Device.	

Document Number: 38-05132 Rev. *O

[+] Feedback

Page 4 of 17

Note 2. I/O1-I/O16 for SOJ/TSOP and I/O0-I/O15 for BGA packages.



Maximum Ratings

DC Input Voltage [3]	0.5 V to V _{CC} + 0.5 V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (MIL-STD-883, Method 3015)	> 2001 V
Latch Up Current	> 200 mA

Operating Range

Range	Ambient Temperature (T _A)	V _{CC}
Automotive-A	–40 °C to +85 °C	$3.3~V\pm10\%$
Automotive-E	–40 °C to +125 °C	

Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions		-10		-12		Unit
raiailletei	Description			Min	Max	Min	Max	O I III
V _{OH}	Output HIGH Voltage	V _{CC} = Min, I _{OH} = -4	4.0 mA	2.4	-	2.4	-	V
V_{OL}	Output LOW Voltage	V_{CC} = Min, I_{OL} = 8.	0 mA	-	0.4	_	0.4	V
V _{IH}	Input HIGH Voltage			2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	V
V_{IL}	Input LOW Voltage[3]			-0.3	0.8	-0.3	0.8	V
I _{IX}	Input Leakage Current	$GND \le V_1 \le V_{CC}$	Automotive-A	– 1	+1	_	_	μΑ
			Automotive-E	_	_	-12	+12	
I/O _Z	Output Leakage Current	$GND \leq V_1 \leq V_{CC}$	Automotive-A	– 1	+1	_	_	μΑ
		Output disabled	Automotive-E	_	_	-12	+12	
I _{CC}	V _{CC} Operating Supply	V _{CC} = Max,	Automotive-A	-	90	_	_	mA
	Current	$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$	Automotive-E	-	_	-	90	
I _{SB1}	Automatic CE Power	Max V _{CC} ,	Automotive-A	_	15	_	_	mA
	Down Current —TTL Inputs	$CE \ge V_{IH}$ $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX}$	Automotive-E	_	_	_	20	
I _{SB2}	Automatic CE Power	Max V _{CC} ,	Automotive-A	-	5	-	_	mA
	Down Current — CMOS Inputs	$CE \ge V_{CC} - 0.3 \text{ V}, V_{IN} \ge V_{CC} - 0.3 \text{ V}, or V_{IN} \le 0.3 \text{ V}, f = 0$	Automotive-E	_	_	-	10	

Note

Document Number: 38-05132 Rev. *O

Page 5 of 17

^{3.} V_{IL} (min) = -2.0 V and V_{IH} (max) = V_{CC} + 0.5 V for pulse durations of less than 20 ns.



Capacitance


Parameter [4]	Description	Test Conditions	Max	Unit
C _{IN}	Input Capacitance	$T_A = 25 ^{\circ}\text{C}$, $f = 1 \text{MHz}$, $V_{CC} = 3.3 \text{V}$	8	pF
C _{OUT}	Output Capacitance		8	pF


Thermal Resistance


F	Parameter [4]	Description	Test Conditions	44-pin SOJ	44-pin TSOP II	48-ball FBGA	Unit
	Θ_{JA}	,	Test conditions follow standard test methods and procedures for	65.06	76.92	95.32	°C/W
	- 30		measuring thermal impedance, per EIA/JESD51	34.21	15.86	10.68	°C/W


AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms [5]









Notes

- Tested initially and after any design or process changes that may affect these parameters.
 AC characteristics (except High Z) for all 8-ns parts are tested using the load conditions shown in Figure 3 (a). All other speeds are tested using the Thevenin load shown in Figure 3 (b). High Z characteristics are tested for all speeds using the test load shown in Figure 3 (d).



Switching Characteristics

Over the Operating Range

.	5	-	10	-1		
Parameter [6]	Description	Min	Max	Min	Max	Unit
Read Cycle		,	<u>'</u>	•		
t _{power} ^[7]	V _{CC} (Typical) to the First Access	100	_	100	_	μS
t _{RC}	Read Cycle Time	10	_	12	_	ns
t _{AA}	Address to Data Valid	_	10	_	12	ns
t _{OHA}	Data Hold from Address Change	3	_	3	_	ns
t _{ACE}	CE LOW to Data Valid	_	10	_	12	ns
t _{DOE}	OE LOW to Data Valid	_	5	_	6	ns
t _{LZOE}	OE LOW to Low Z ^[8]	0	_	0	_	ns
t _{HZOE}	OE HIGH to High Z ^[8, 9]	_	5	_	6	ns
t _{LZCE}	CE LOW to Low Z ^[8]	3	_	3	_	ns
t _{HZCE}	CE HIGH to High Z ^[8, 9]	_	5	_	6	ns
t _{PU} ^[10]	CE LOW to Power Up	0	_	0	_	ns
t _{PD} ^[10]	CE HIGH to Power Down	_	10	_	12	ns
t _{DBE}	Byte Enable to Data Valid	_	5	_	6	ns
t _{LZBE}	Byte Enable to Low Z	0	_	0	_	ns
t _{HZBE}	Byte Disable to High Z	_	5	_	6	ns
Write Cycle ^[1]	1]	<u>.</u>				•
t _{WC}	Write Cycle Time	10	_	12	_	ns
t _{SCE}	CE LOW to Write End	8	_	9	_	ns
t _{AW}	Address Setup to Write End	8	_	9	_	ns
t _{HA}	Address Hold from Write End	0	_	0	_	ns
t _{SA}	Address Setup to Write Start	0	_	0	_	ns
t _{PWE}	WE Pulse Width	7	_	8	_	ns
t _{SD}	Data Setup to Write End	5	_	6	_	ns
t _{HD}	Data Hold from Write End	0	_	0	_	ns
t _{LZWE}	WE HIGH to Low Z ^[8]	3	_	3	_	ns
t _{HZWE}	WE LOW to High Z ^[8, 9]	_	5	_	6	ns
t _{BW}	Byte Enable to End of Write	7	_	8	_	ns

- Notes

 6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V.

 7. t_{POWER} gives the minimum amount of time that the power supply is at typical V_{CC} values until the first memory access is performed.

 8. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZCE}, and t_{HZWE} for any given device.

 9. t_{HZOE}, t_{HZBE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in part (d) of Figure 3 on page 6. Transition is measured ±500 mV from steady state voltage.

 10. This parameter is guaranteed by design and is not tested.

 11. The internal write time of the memory is defined by the overlap of CE LOW, WE LOW, and BHE/BLE LOW. CE, WE, and BHE/BLE is LOW to initiate a write. The transition of these signals terminate the write. The input data setup and hold timing is referenced to the leading edge of the signal that terminates the write.

Document Number: 38-05132 Rev. *O Page 7 of 17



Switching Waveforms

Figure 4. Read Cycle No. 1 (Address Transition Controlled)[12, 13]





Figure 5. Read Cycle No. 2 (OE Controlled)[13, 14]



^{12. &}lt;u>Device</u> is continuously selected. <u>OE</u>, <u>CE</u>, <u>BHE</u>, and/or <u>BLE</u> = V_{IL}.

13. <u>WE</u> is HIGH for read cycle.

14. Address valid prior to or coincident with <u>CE</u> transition LOW.



Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (CE Controlled)[15, 16]





Figure 7. Write Cycle No. 2 (BLE or BHE Controlled)



Document Number: 38-05132 Rev. *O


^{15.} Data I/O is high impedance if OE, BHE, and/or BLE = V_{IH}.

16. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state.



Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (WE Controlled, LOW)



Truth Table


CE	OE	WE	BLE	BHE	I/O ₁ - I/O ₈	I/O ₉ – I/O ₁₆	Mode	Power
Н	X	Х	X	X	High Z	High Z	Power Down	Standby (I _{SB})
L	Г	Н	L	L	Data Out	Data Out	Read – All Bits	Active (I _{CC})
			L	Н	Data Out	High Z	Read – Lower Bits Only	Active (I _{CC})
			Н	L	High Z	Data Out	Read – Upper Bits Only	Active (I _{CC})
L	Х	L	L	L	Data In	Data In	Write – All Bits	Active (I _{CC})
			L	Н	Data In	High Z	Write – Lower Bits Only	Active (I _{CC})
			Н	L	High Z	Data In	Write – Upper Bits Only	Active (I _{CC})
L	Н	Н	Х	Χ	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})
L	Х	Х	Н	Н	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})



Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1021CV33-10ZSXA	51-85087	44-pin TSOP Type II (Pb-free)	Automotive-A
12	CY7C1021CV33-12VXE	51-85082	44-pin (400-Mil) Molded SOJ (Pb-free)	Automotive-E
	CY7C1021CV33-12ZSXE	51-85087	44-pin TSOP Type II (Pb-free)]
	CY7C1021CV33-12BAE	51-85096	48-ball FBGA	


Ordering Code Definitions





Package Diagrams

Figure 9. 44-pin SOJ (400 Mils) V44.4 Package Outline, 51-85082




51-85082 *D



Package Diagrams (continued)

Figure 10. 44-pin TSOP Z44-II Package Outline, 51-85087




Document Number: 38-05132 Rev. *O


Page 13 of 17




Package Diagrams (continued)

Figure 11. 48-ball FBGA (7 × 7 × 1.2 mm) BA48 Package Outline, 51-85096









Acronyms

Acronym	Description		
BGA	ball grid array		
CE	chip enable		
CMOS	complementary metal oxide semiconductor		
FBGA	fine-pitch ball grid array		
I/O	input/output		
OE	output enable		
SOJ	small outline J-lead		
SRAM	static random access memory		
TQFP	thin quad flat pack		
TSOP	thin small-outline package		
TTL	transistor-transistor logic		
WE	write enable		

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
μΑ	microampere		
μs	microsecond		
mA	milliampere		
mm	millimeter		
mW	milliwatt		
MHz	megahertz		
ns	nanosecond		
%	percent		
pF	picofarad		
V	volt		
W	watt		



Document History Page

Document Title: CY7C1021CV33, 1-Mbit (64 K × 16) Static RAM Document Number: 38-05132					
REV.	ECN NO.	Submission Date	Orig. of Change	Description of Change	
**	109472	12/06/01	HGK	New data sheet	
*A	115044	05/08/02	HGK	Ram7 version C4K x 16 Async Removed "Preliminary"	
*B	115808	06/25/02	HGK	I _{SB1} and I _{CC} values changed	
*C	120413	10/31/02	DFP	Updated BGA pin E4 to NC	
*D	238454	See ECN	RKF	Added Automotive Specifications to datasheet Added Pb-free devices in the Ordering Information	
*E	334398	See ECN	SYT	Added Pb-free on page 9 and 10	
*F	493565	See ECN	NXR	Added Automotive-A operating range Corrected typo in the Pin Definition table Changed the description of I _{IX} from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Removed I _{OS} parameter from DC Electrical Characteristics table Updated the ordering information table	
*G	563963	See ECN	VKN	Added t _{POWER} specification in the AC Switching Characteristics table Added footnote 8	
*H	1390863	See ECN	VKN / AESA	Corrected TSOP II package outline	
*	1891366	See ECN	VKN / AESA	Added -10ZSXA part in the Ordering Information table Updated Ordering Information Table	
*J	2880096	02/17/2010	VKN / AESA	Added "CY7C1021CV33-10ZXI" part in the Ordering Information table Updated package diagrams.	
*K	2897691	03/23/2010	RAME	Updated Ordering Information Updated Package Diagrams	
*L	3089939	11/18/2010	PRAS	Removed inactive parts from Ordering Information.	
*M	3127893	01/04/2011	HMLA	Added Ordering Code Definitions. Added Acronyms and Units of Measure. Updated in new template.	
*N	3272897	06/07/2011	HMLA	Updated Features (Removed the information associated with speed bins and also the information associated with Commercial and Industrial parts.) Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAN System Guidelines."). Updated Selection Guide (Removed the information associated with Commercial and Industrial parts.) Updated Operating Range (Removed the information associated with Commercial and Industrial parts.) Updated Electrical Characteristics (Removed the information associated with Commercial and Industrial parts.) Updated Package Diagrams.	
*O	3400821	10/10/2011	HMLA	Updated Operating Range (Straddled both rows under V _{CC} column so that the same condition is applicable for both Automotive-A and Automotive-E ranges) Updated Ordering Information (Removed the Note "The 44-pin TSOP package containing the Automotive grade device is designated as "ZS", while the same package containing the Commercial/Industrial grade device is "Z". below the Ordering Information table since Commercial/Industrial grade devices are not offered in this data sheet). Updated Package Diagrams.	

Document Number: 38-05132 Rev. *O Page 16 of 17



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive
Clocks & Buffers
Interface
Lighting & Power Control

Memory
Optical & Image Sensing
PSoC

Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive

cypress.com/go/clocks

cypress.com/go/interface

cypress.com/go/powerpsoc

cypress.com/go/plc

cypress.com/go/memory cypress.com/go/image

cypress.com/go/psoc

cypress.com/go/touch

cypress.com/go/USB cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2001-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05132 Rev. *O Revised October 10, 2011

Page 17 of 17

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM category:

Click to view products by Cypress manufacturer:

Other Similar products are found below:

CY6116A-35DMB CY7C1049GN-10VXI CY7C128A-45DMB GS8161Z36DD-200I GS88237CB-200I RMLV0408EGSB-4S2#AA0

IDT70V5388S166BG IS64WV3216BLL-15CTLA3 IS66WVE4M16ECLL-70BLI PCF8570P K6F2008V2E-LF70000 K6T4008C1B-GB70

CY7C1353S-100AXC AS6C8016-55BIN AS7C164A-15PCN 515712X IDT71V67603S133BG IS62WV51216EBLL-45BLI

IS63WV1288DBLL-10HLI IS66WVE2M16ECLL-70BLI 70V639S10BCG IS66WVE4M16EALL-70BLI IS62WV6416DBLL-45BLI

IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC CY7C1381KVE33-133AXI 8602501XA 5962-3829425MUA 5962-3829430MUA

5962-8855206YA 5962-8866201YA 5962-8866204TA 5962-8866206MA 5962-8866208UA 5962-8872502XA 5962-9062007MXA 5962
9161705MXA 70V3579S6BFI GS882Z18CD-150I M38510/28902BVA 8413202RA 5962-8866203YA 5962-8871203XA 5962
8971202ZA 5962-8872501LA 5962-8866208YA 5962-8866205YA 5962-8866205UA 5962-8866203YA 5962-8855202YA