

CY7C1049CV33

4-Mbit (512 K × 8) Static RAM

Features

- Temperature ranges
 Commercial: 0 °C to 70 °C
- High speed
 □ t_{AA} = 8 ns
- Low active power □ 360 mW (max)
- 2.0 V data retention
- Automatic power down when deselected
- Transistor- transistor logic (TTL) compatible inputs and outputs
- Easy memory expansion with CE and OE features

Functional Description


The CY7C1049CV33 is a high performance Complementary metal oxide semiconductor (CMOS) Static RAM organized as 524,288 words by eight bits. Easy memory expansion is provided by an active LOW Chip Enable (CE), an active LOW Output Enable (OE), and three-state drivers. <u>Writing</u> to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/O₀ through I/O₇) is then written into the location specified on the address pins (A₀ through A₁₈).

<u>Rea</u>ding from the device is <u>ac</u>complished by taking Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

The eight input and output pins $(I/O_0 \text{ through } I/O_7)$ are placed in a high impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1049CV33 is available in standard 44-pin TSOP II package with center power and ground (revolutionary) pinout.

For a complete list of related documentation, click here.



Logic Block Diagram

Cypress Semiconductor Corporation Document Number: 38-05006 Rev. *Q 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised January 16, 2015



CY7C1049CV33

Contents

| Selection Guide | 3 |
|------------------------------|---|
| Pin Configuration | 3 |
| Pin Definitions | 3 |
| Maximum Ratings | |
| Operating Range | 4 |
| Electrical Characteristics | |
| Capacitance | 4 |
| Thermal Resistance | |
| AC Test Loads and Waveforms | |
| AC Switching Characteristics | 6 |
| Switching Waveforms | |
| Truth Table | |
| Ordering Information | |
| Ordering Code Definitions | |
| 5 | |

| Package Diagram | 10 |
|---|----|
| Acronyms | |
| Document Conventions | 11 |
| Units of Measure | 11 |
| Document History Page | 12 |
| Sales, Solutions, and Legal Information | 14 |
| Worldwide Sales and Design Support | 14 |
| Products | 14 |
| PSoC® Solutions | 14 |
| Cypress Developer Community | 14 |
| Technical Support | 14 |
| | |



Selection Guide

| Description | -8 | Unit |
|------------------------------|-----|------|
| Maximum access time | 8 | ns |
| Maximum operating current | 100 | mA |
| Maximum CMOS standby current | 10 | mA |

Pin Configuration

| NC | 1 | 44 | |
|--------------------|----|----|-------------------|
| NC | 2 | 43 | |
| A ₀ [| 3 | 42 | |
| A1 🗆 | 4 | 41 | A ₁₈ |
| A₂ ⊑ | 5 | 40 | $\Box A_{17}$ |
| A_3 | 6 | 39 | A ₁₆ |
| A_4 | 7 | 38 | A_{15} |
| CE D | 8 | 37 | |
| I/O ₀ □ | 9 | 36 | |
| I/O1 [| 10 | 35 | 1/O ₆ |
| V _{CC} L | 11 | 34 | □ V _{SS} |
| V _{SS} ⊑ | 12 | 33 | |
| I/O ₂ | 13 | 32 | $\Box I/O_5$ |
| <u>I/O</u> 3 [| 14 | 31 | 1/O ₄ |
| WE 🗆 | 15 | 30 | A ₁₄ |
| A ₅ [| 16 | 29 | A ₁₃ |
| A ₆ L | 17 | 28 | A ₁₂ |
| A7 🗆 | 18 | 27 | A ₁₁ |
| A ₈ L | 19 | 26 | A ₁₀ |
| | 20 | 25 | |
| | 21 | 24 | |
| NC 🗆 | 22 | 23 | L NC |

Figure 1. 44-pin TSOP II pinout (Top View)

Pin Definitions

| Pin Name | 44-pin TSOP II Pin Number | I/O Type | Description |
|------------------------------------|---|---------------|---|
| A ₀ -A ₁₈ | 3–7, 16–20, 26–30, 38–41 | Input | Address inputs used to select one of the address locations. |
| I/O ₀ –I/O ₇ | 9, 10, 13, 14, 31, 32, 35, 36 | Input/Output | Bidirectional data I/O lines. Used as input or output lines depending on operation. |
| NC ^[1] | 1, 2, 21, 22, 23, 24, 25, 42, 43, 44 | No connect | No connects. This pin is not connected to the die. |
| WE | 15 | Input/Control | Write Enable input, active LOW. When selected LOW, a WRITE is conducted. When selected HIGH, a READ is conducted. |
| CE | 8 | Input/Control | Chip Enable input, active LOW. When LOW, selects the chip. When HIGH, deselects the chip. |
| OE | 37 | Input/Control | Output Enable, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins. |
| V _{SS} , GND | 12, 34 | Ground | Ground for the device. Should be connected to ground of the system. |
| V _{CC} | 11, 33 | Power supply | Power supply inputs to the device. |

 Note

 1. NC pins are not connected on the die.



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

| Storage temperature65 $^\circ\text{C}$ to +150 $^\circ\text{C}$ | |
|--|--|
| Ambient temperature with power applied–55 °C to +125 °C | |
| Supply voltage on V_{CC} to Relative GND $^{[2]}$ –0.5 V to +4.6 V | |
| DC voltage applied to outputs in High Z State $^{[2]}$ 0.5 V to V_{CC} + 0.5 V | |

| Input Voltage ^[2] | –0.5 V to V_{CC} + 0.5 V |
|--|----------------------------|
| Current into Outputs (LOW) | 20 mA |
| Static discharge voltage (MIL-STD-883, Method 3015) | >2001 V |
| Latch up current | > 200 mA |

Operating Range

| Range | ange Ambient Temperature V _{CC} | |
|------------|--|-----------------|
| Commercial | 0 °C to +70 °C | $3.3~V\pm0.3~V$ |

Electrical Characteristics

Over the Operating Range

| Parameter | Description | Test Conditions | -8 | | Unit |
|------------------|---|---|------|-----------------------|------|
| Parameter | Description | Test conditions | Min | Max | Unit |
| V _{OH} | Output HIGH voltage | V_{CC} = Min; I _{OH} = -4.0 mA | 2.4 | - | V |
| V _{OL} | Output LOW voltage | V_{CC} = Min; I _{OL} = 8.0 mA | - | 0.4 | V |
| V _{IH} | Input HIGH voltage | | 2.0 | V _{CC} + 0.3 | V |
| V _{IL} | Input LOW voltage [2] | | -0.3 | 0.8 | V |
| I _{IX} | Input load current | $GND \leq V_I \leq V_C$ | -1 | +1 | μΑ |
| I _{CC} | V_{CC} operating supply current | $V_{CC} = Max, f = f_{MAX} = 1/t_{RC}$ | - | 100 | mA |
| I _{SB1} | Automatic CE power down current –TTL inputs | $ \begin{array}{l} \text{Max. } V_{CC}, \ \overline{CE} \geq V_{IH}, \ V_{IN} \geq V_{IH} \ \text{or} \ V_{IN} \leq V_{IL}, \\ f = f_{MAX} \end{array} $ | - | 40 | mA |
| I _{SB2} | Automatic CE power down current –CMOS Inputs | $\begin{array}{l} \text{Max. V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.3 \text{ V}, \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3 \text{ V}, \text{ or } \text{V}_{\text{IN}} \leq 0.3 \text{ V}, \text{ f} = 0 \end{array}$ | - | 10 | mA |

Capacitance

| Parameter ^[3] | Description | Test Conditions | Max | Unit |
|--------------------------|-------------------|--|-----|------|
| C _{IN} | Input capacitance | $T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = 3.3 \text{ V}$ | 8 | pF |
| C _{OUT} | I/O capacitance | | 8 | pF |

Thermal Resistance

| Parameter ^[3] | Description | Test Conditions | 44-pin TSOP-II | Unit |
|--------------------------|---|--|----------------|------|
| JA | Thermal resistance (Junction to ambient) | Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA / | | °C/W |
| - 30 | Thermal resistance (Junction to case) | JESD51. | 10.56 | °C/W |


Notes

AC characteristics (except High Z) are tested using the load conditions shown in Figure 2 on page 5 (a). High Z characteristics are tested for all speeds using the test load shown in Figure 2 on page 5 (c).
 Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms





Note
 4. AC characteristics (except High Z) are tested using the load conditions shown in Figure 2 (a). High Z characteristics are tested for all speeds using the test load shown in Figure 2 (c).



AC Switching Characteristics

Over the Operating Range

| Parameter ^[5] | Description | | -8 | |
|----------------------------|---|-----|-----|------|
| Parameter | Description | Min | Max | Unit |
| Read Cycle | | | | |
| t _{power} [6] | V _{CC} (typical) to the first access | 100 | - | μS |
| t _{RC} | Read cycle time | 8 | - | ns |
| t _{AA} | Address to data valid | - | 8 | ns |
| t _{OHA} | Data Hold from Address Change | 3 | - | ns |
| t _{ACE} | CE LOW to data valid | - | 8 | ns |
| t _{DOE} | OE LOW to data valid | - | 5 | ns |
| t _{LZOE} | OE LOW to Low Z ^[7] | 0 | - | ns |
| t _{HZOE} | OE HIGH to High Z ^[7, 8] | - | 4 | ns |
| t _{LZCE} | CE LOW to Low Z ^[7] | 3 | - | ns |
| t _{HZCE} | CE HIGH to High Z ^[7, 8] | - | 4 | ns |
| t _{PU} | CE LOW to power up | 0 | - | ns |
| t _{PD} | CE HIGH to power down | - | 8 | ns |
| Write Cycle ^{[9,} | 10] | | | |
| t _{WC} | Write cycle time | 8 | - | ns |
| t _{SCE} | CE LOW to write end | 6 | - | ns |
| t _{AW} | Address setup to write end | 6 | - | ns |
| t _{HA} | Address hold from write end | 0 | - | ns |
| t _{SA} | Address setup to write start | 0 | - | ns |
| t _{PWE} | WE pulse width | 6 | - | ns |
| t _{SD} | Data setup to write end | 4 | - | ns |
| t _{HD} | Data hold from write end | 0 | - | ns |
| t _{LZWE} | WE HIGH to Low Z ^[7] | 3 | - | ns |
| t _{HZWE} | WE LOW to High Z ^[7, 8] | - | 4 | ns |


Notes

- 5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.

test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input puise levels of 0 to 3.0 V.
 t_{POWER} gives the minimum amount of time that the power supply should be at stable, typical V_{CC} values until the first memory access can be performed.
 At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any device.
 t_{HZOE}, t_{HZOE}, t_{HZOE}, and t_{HZWE} are specified with a load capacitance of 5 <u>P</u> as in part (c) of Figure 2 on page 5. Transition is measured ±500 mV from steady-state voltage.
 The internal Write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a Write, and the transition of either of these signals can terminate the Write. The input data setup and hold timing should be referenced to the leading edge of the signal that terminates the Write.
 The minimum Write cycle time for Write Cycle No. 2 (WE controlled, OE LOW) should be equal to the sum of tsD and tHZWE.



Switching Waveforms



Notes

 11. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.

 12. WE is HIGH for read cycles.

 13. Address valid before or similar to \overline{CE} transition LOW.



Switching Waveforms (continued)





Figure 5. Write Cycle No. 1 (WE Controlled, OE HIGH During Write) ^[14, 15]

Figure 6. Write Cycle No. 2 (WE Controlled, OE LOW) ^[15, 17]



Notes

- 14. Data I/O is high impedance if $\overline{OE} = V_{IH.}$ 15. If CE goes HIGH simultaneously with WE HIGH, the output remains in high impedance state. 16. During this period, the I/Os are in output state. Do not apply input signals. 17. The minimum write cycle pulse width should be equal to the sum of tsD and tHZWE.




Truth Table

| CE | OE | WE | I/O ₀ -I/O ₇ | Mode Power | |
|----|----|----|------------------------------------|--|----------------------------|
| Н | Х | Х | High Z | Power Down | Standby (I _{SB}) |
| L | L | Н | Data Out | Read | Active (I _{CC}) |
| L | Х | L | Data In | Write Active (I _{CC}) | |
| L | Н | Н | High Z | Selected, Outputs Disabled Active (I _{CC}) | |

Ordering Information

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|---------------|--------------------|--------------------|--------------------------|--------------------|
| 8 | CY7C1049CV33-8ZSXC | 51-85087 | 44-pin TSOP II (Pb-free) | Commercial |


Ordering Code Definitions





Package Diagram

Figure 7. 44-pin TSOP II Package Outline, 51-85087







Acronyms

| Acronym | Description |
|---------|---|
| CE | Chip Enable |
| CMOS | Complementary Metal Oxide Semiconductor |
| I/O | Input/Output |
| OE | Output Enable |
| RAM | Random Access Memory |
| SRAM | Static Random Access Memory |
| TSOP | Thin Small Outline Package |
| TTL | Transistor-Transistor Logic |
| WE | Write Enable |

Document Conventions

Units of Measure

| Symbol | Unit of Measure | | | | |
|--------|-----------------|--|--|--|--|
| °C | degree Celsius | | | | |
| MHz | megahertz | | | | |
| μA | microampere | | | | |
| μs | microsecond | | | | |
| mA | milliampere | | | | |
| mm | millimeter | | | | |
| ms | millisecond | | | | |
| mW | milliwatt | | | | |
| ns | nanosecond | | | | |
| Ω | ohm | | | | |
| % | percent | | | | |
| pF | picofarad | | | | |
| V | volt | | | | |
| W | watt | | | | |





Document History Page

| Rev. | ECN | Orig. of Change | Submission Date | Description of Change |
|------|---------|--------------------|--------------------|--|
| ** | 112569 | HGK | 03/06/02 | New data sheet |
| *A | 114091 | DFP | 04/25/02 | Changed t _{power} unit from ns to μs |
| *В | 116479 | CEA | 09/16/02 | Add applications foot note to data sheet, page 1. |
| *C | 262949 | RKF | See ECN | Added Automotive-E Specs Added Θ_{JA} and Θ_{JC} values on Page #3. |
| *D | 300091 | RKF | See ECN | Added -20-ns Speed bin |
| *E | 344595 | SYT | See ECN | Added Pb-free package on page #8 Removed shading for CY7C1049CV33-15ZSXE in the ordering Information on page 9 |
| *F | 2615344 | VKN / PYRS | 12/03/08 | Added Automotive-A information Removed 8 ns and 20 ns speed bins, Changed t _{POWER} spec from 1 μs to 100 μs, Updated Ordering Information table. |
| *G | 2841563 | NXR | 01/07/2010 | Added CY7C1049CV33-10VXA to Ordering Info table. |
| *H | 2898958 | AJU | 03/25/10 | Removed inactive parts from the ordering information table. Updated package diagrams. |
| * | 2954734 | AJU | 06/30/2010 | New Part Number added CY7C1049CV33-10ZXC to Ordering Info table. |
| *J | 3072834 | PRAS | 11/12/2010 | Removed obsolete parts and updated package diagram. |
| *K | 3185812 | PRAS | 03/02/2011 | Updated Features. Updated Functional Description. Updated Selection Guide (Added 8 ns speed grade devices and removed 10 ns, 12 ns, and 15 ns speed grade devices). Removed Figure 36-pin SOJ (Top View) in Pin Configuration. Updated Electrical Characteristics (Added 8 ns speed grade devices and removed 10 ns, 12 ns, and 15 ns speed grade devices). Deleted 36-pin SOJ column in Thermal Resistance. Updated AC Switching Characteristics (Added 8 ns speed grade devices and removed 10 ns, 12 ns, and 15 ns speed grade devices). Added Units of Measure. Dislodged Automotive information to 001-67511. Removed SOJ package related information in all instances in the document. |
| *L | 3250938 | PRAS | 05/25/11 | Updated Functional Description (Removed "For best practice recommendations refer to the Cypress application note AN1064, SRAM System Guidelines."). Updated Selection Guide (Added 10 ns speed grade devices). Updated Electrical Characteristics (Added 10 ns speed grade devices). Updated Note 2 as "AC characteristics (except High Z) are tested using the load conditions shown in Figure 2 on page 5 (a). High Z characteristics are tested for all speeds using the test load shown in Figure 2 on page 5 (c)". Updated Note 4 as "AC characteristics (except High Z) are tested using the load conditions shown in Figure 2. Updated Figure 2. Updated Note 4 as "AC characteristics (except High Z) are tested using the load conditions shown in Figure 2 (a). High Z characteristics are tested for all speeds using the test load shown in Figure 2 (c)". Updated AC Switching Characteristics (Added 10 ns speed grade devices). Updated Ordering Information (Included CY7C1049CV33-10ZXI). |
| *M | 3282230 | AJU | 06/14/2011 | Updated in new template. |



Document History Page (continued)

| | Document Title: CY7C1049CV33, 4-Mbit (512 K × 8) Static RAM Document Number: 38-05006 | | | | |
|------|--|--------------------|--------------------|---|--|
| Rev. | ECN | Orig. of Change | Submission Date | Description of Change | |
| *N | 3440327 | AJU / TAVA | 11/16/2011 | Updated Features (Removed Industrial Temperature Range). Updated Selection Guide (Removed 10 ns speed grade devices). Updated Operating Range (Removed Industrial Temperature Range). Updated Electrical Characteristics (Removed 10 ns speed grade devices). Updated AC Switching Characteristics (Removed 10 ns speed grade devices). Updated Ordering Information (Removed CY7C1049CV33-10ZXI). Updated Package Diagram. | |
| *0 | 4307919 | MEMJ | 03/13/2014 | Updated Package Diagram: spec 51-85087 – Changed revision from *D to *E. Updated in new template. Completing Sunset Review. | |
| *P | 4329121 | VINI | 04/01/2014 | Updated Maximum Ratings: Added "Static discharge voltage" and "Latch up current" details. | |
| *Q | 4578447 | VINI | 01/16/2015 | Added related documentation hyperlink in page 1. Added Note 10 in AC Switching Characteristics. Added note reference 10 in the AC Switching Characteristics table. Added Note 17 in Switching Waveforms. Added note reference 17 in Figure 6. | |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

| Automotive | cypress.com/go/automotive |
|--------------------------|---------------------------|
| Clocks & Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface |
| Lighting & Power Control | cypress.com/go/powerpsoc |
| Memory | cypress.com/go/memory |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

PSoC[®] Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2002-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05006 Rev. *Q

Revised January 16, 2015

All products and company names mentioned in this document may be the trademarks of their respective holders.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM category:

Click to view products by Cypress manufacturer:

Other Similar products are found below :

CY6116A-35DMB CY7C1049GN-10VXI CY7C128A-45DMB GS8161Z36DD-200I GS88237CB-200I RMLV0408EGSB-4S2#AA0 IDT70V5388S166BG IS64WV3216BLL-15CTLA3 IS66WVE4M16ECLL-70BLI PCF8570P K6F2008V2E-LF70000 K6T4008C1B-GB70 CY7C1353S-100AXC AS6C8016-55BIN AS7C164A-15PCN 515712X IDT71V67603S133BG IS62WV51216EBLL-45BLI IS63WV1288DBLL-10HLI IS66WVE2M16ECLL-70BLI 70V639S10BCG IS66WVE4M16EALL-70BLI IS62WV6416DBLL-45BLI IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC CY7C1381KVE33-133AXI 8602501XA 5962-3829425MUA 5962-3829430MUA 5962-8855206YA 5962-8866201YA 5962-8866204TA 5962-8866206MA 5962-8866208UA 5962-8872502XA 5962-9062007MXA 5962-9161705MXA 70V3579S6BFI GS882Z18CD-150I M38510/28902BVA 8413202RA 5962-9161708MYA 5962-8971203XA 5962-8971202ZA 5962-8872501LA 5962-8866208YA 5962-8866205YA 5962-8866205UA 5962-8866203YA 5962-8855202YA