



## CY7C4421V/4201V/4211V/4221V CY7C4231V/4241V/4251V

# Low-Voltage 64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs

#### **Featuresb**

- · High-speed, low-power, first-in, first-out (FIFO) memories
- 64 x 9 (CY7C4421V)
- 256 x 9 (CY7C4201V)
- 512 x 9 (CY7C4211V)
- 1K x 9 (CY7C4221V)
- 2K x 9 (CY7C4231V)
- 4K x 9 (CY7C4241V)
- 8K x 9 (CY7C4251V)
- · High-speed 66-MHz operation (15-ns read/write cycle time)
- Low power (I<sub>CC</sub> = 20 mA)
- · 3.3V operation for low power consumption and easy integration into low-voltage systems
- 5V-tolerant inputs V<sub>IH max</sub> = 5V
- · Fully asynchronous and simultaneous read and write operation
- · Empty, Full, and Programmable Almost Empty and Almost Full status flags
- TTL compatible
- · Output Enable (OE) pin
- · Independent read and write enable pins
- · Center power and ground pins for reduced noise
- Width expansion capability

- · Space saving 32-pin 7 mm × 7 mm TQFP
- 32-pin PLCC
- · Available in Pb-Free Packages


#### **Functional Description**

The CY7C42X1V are high-speed, low-power, FIFO memories with clocked read and write interfaces. All are nine bits wide. Programmable features include Almost Full/Almost Empty flags. These FIFOs provide solutions for a wide variety of data buffering needs, including high-speed data acquisition, multiprocessor interfaces, and communications buffering.

These FIFOs have 9-bit input and output ports that are controlled by separate clock and enable signals. The input port is controlled by a Free-Running Clock (WCLK) and two Write Enable pins (WEN1, WEN2/LD).

When WEN1 is LOW and WEN2/LD is HIGH, data is written into the FIFO on the rising edge of the WCLK signal. While WEN1, WEN2/LD is held active, data is continually written into the FIFO on each WCLK cycle. The output port is controlled in a similar manner by a Free-Running Read Clock (RCLK) and two Read Enable Pins (REN1, REN2). In addition, the CY7C42X1V has an Output Enable Pin (OE). The Read (RCLK) and Write (WCLK) clocks may be tied together for single-clock operation or the two clocks may be run independently for asynchronous read/write applications. Clock frequencies up to 66 MHz are achievable.

Depth expansion is possible using one enable input for system control, while the other enable is controlled by expansion logic to direct the flow of data.





#### **Selection Guide**

		CY7C42X1V-15	CY7C42X1V-25	CY7C42X1V-35	Unit
Maximum Frequency		66.7	40	28.6	MHz
Maximum Access Time		11	15	20	ns
Minimum Cycle Time		15	25	35	ns
Minimum Data or Enable Set-up		4	6	7	ns
Minimum Data or Enable Hold		1	1	2	ns
Maximum Flag Delay		10	15	20	ns
Active Power Supply Current	Commercial	20	20	20	mA

	CY7C4421V	CY7C4201V	CY7C4211V	CY7C4221V	CY7C4231V	CY7C4241V	CY7C4251V
Density	64 x 9	256 x 9	512 x 9	1K x 9	2K x 9	4K x 9	8K x 9

#### **Pin Definitions**

Signal Name	Description	I/O	Description
D <sub>0-8</sub>	Data Inputs	I	Data Inputs for 9-bit bus.
Q <sub>0-8</sub>	Data Outputs	0	Data Outputs for 9-bit bus.
WEN1	Write Enable 1	I	The only write enable when device is configured to have programmable flags.  Data is written on a LOW-to-HIGH transition of WCLK when WEN1 is asserted and FF is HIGH. If the FIFO is configured to have two write enables, data is written on a LOW-to-HIGH transition of WCLK when WEN1 is LOW and WEN2/LD and FF are HIGH.
WEN2/LD	Write Enable 2	I	If HIGH at reset, this pin operates as a second write enable. If LOW at reset, this
Dual Mode Pin	Load	I	pin operates as a control to write or read the programmable flag offsets. WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the FF is LOW. If the FIFO is configured to have programmable flags, WEN2/LD is held LOW to write or read the programmable flag offsets.
REN1, REN2	Read Enable Inputs	I	Enables the device for Read operation.
WCLK	Write Clock	I	The rising edge clocks data <u>into</u> the FIFO when WEN1 is LOW and WEN2/LD is HIGH and the FIFO is not Full. When LD is asserted, WCLK writes data into the programmable flag-offset register.
RCLK	Read Clock	ı	The rising edge clocks data out of the FIFO when REN1 and REN2 are LOW and the FIFO is not Empty. When WEN2/LD is LOW, RCLK reads data out of the programmable flag offset register.
EF	Empty Flag	0	When EF is LOW, the FIFO is empty. EF is synchronized to RCLK.
FF	Full Flag	0	When FF is LOW, the FIFO is full. FF is synchronized to WCLK.
PAE	Programmable Almost Empty	0	When PAE is LOW, the FIFO is almost empty based on the almost empty offset value programmed into the FIFO.
PAF	Programmable Almost Full	0	When PAF is LOW, the FIFO is almost full based on the almost full offset value programmed into the FIFO.
RS	Reset	I	<b>Resets device to empty condition</b> . A reset is required before an initial read or write operation after power-up.
ŌĒ	Output Enable	I	When OE is LOW, the FIFO's data outputs drive the bus to which they are connected. If OE is HIGH, the FIFO's outputs are in High Z (high-impedance) state.

#### Functional Description (continued)

The CY7C42X1V provides four status pins: Empty, Full, Almost Empty, Almost Full. The Almost Empty/Almost Full flags are programmable to single word granularity. The programmable flags default to Empty-7 and Full-7.

The flags are synchronous, i.e., they change state relative to either the Read Clock (RCLK) or the Write Clock (WCLK).

When entering or exiting the Empty and Almost Empty states, the flags are updated exclusively by the RCLK. The flags denoting Almost Full and Full states are updated exclusively by WCLK. The synchronous flag architecture guarantees that the flags maintain their status for at least one cycle

All configurations are fabricated using an advanced  $0.65\mu$  P-Well CMOS technology. Input ESD protection is greater than 2001V, and latch-up is prevented by the use of guard rings.



## CY7C4421V/4201V/4211V/4221V CY7C4231V/4241V/4251V

#### **Architecture**

The CY7C42X1V consists of an array of 64 to 8K words of nine bits each (implemented by a dual-port array of SRAM cells), a read pointer, a write pointer, control signals (RCLK, WCLK, REN1, REN2, WEN1, WEN2, RS), and flags (EF, PAE, PAF, FF.)

#### Resetting the FIFO

Upon power-up, the FIFO must be reset with a Reset (RS) cycle. This <u>causes</u> the FIFO to enter the Empty condition signified by EF being LOW. <u>All</u> data outputs ( $Q_{0-8}$ ) go LOW t<sub>RSF</sub> after the rising edge of RS. In order for the FIFO to reset to its default state, a falling edge <u>must</u> occur on RS and the user must not read or write while RS is LOW. All flags are guaranteed to be valid t<sub>RSF</sub> after RS is taken LOW.

#### **FIFO Operation**

When the WEN1 signal is active LOW and WEN2 is active HIGH, data present on the  $D_{0-8}$  pins is written into the FIFO on each rising edge of the WCLK signal. Similarly, when the REN1 and REN2 signals are active LOW, data in the FIFO memory will be presented on the  $Q_{0-8}$  outputs. New data will be presented on each rising edge of RCLK while REN1 and REN2 are active. REN1 and REN2 must set up  $t_{\rm ENS}$  before RCLK for it to be a valid read function. WEN1 and WEN2 must occur  $t_{\rm ENS}$  before WCLK for it to be a valid write function.

An Output Enable  $(\overline{OE})$  pin is provided to three-state the  $Q_{0.8}$  outputs when  $\overline{OE}$  is asserted. When  $\overline{OE}$  is enabled (LOW), data in the output register will be available to the  $Q_{0.8}$  outputs after  $t_{OE}$ .

The FIFO contains overflow circuitry to disallow additional writes when the FIFO is full, and underflow circuitry to disallow additional reads when the FIFO is empty. An empty FIFO maintains the data of the last valid read on its  $Q_{0-8}$  outputs even after additional reads occur.

Write Enable 1 (WEN1). If the <u>FIFO</u> is configured for programmable flags, Write Enable 1 (WEN1) is the only write <u>enable</u> control pin. In this configuration, when Write Enable 1 (WEN1) is LOW, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored is the RAM array sequentially and independently of any on-going read operation.

Write Enable 2/Load (WEN2/LD). This is a dual-purpose pin. The FIFO is configured at Reset to have programmable flags or to have two write enables, which allows for depth expansion. If Write Enable 2/Load (WEN2/LD) is set active HIGH at Reset (RS=LOW), this pin operates as a second write enable pin.

If the FIF<u>O is configured to have two write enables, when Write Enable (WEN1)</u> is LOW and Write Enable 2/Load (WEN2/LD) is HIGH, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK.) Data is stored in the RAM array sequentially and independently of any on-going read operation.

#### **Programming**

When WEN2/LD is held LOW during Reset, this pin is the load (LD) enable for flag offset programming. In this configuration, WEN2/LD can be used to access the four 8-bit offset registers contained in the CY7C42X1V for writing or reading data to these registers.

When the device is configured for programmable flags and both WEN2/LD and WEN1 are LOW, the first LOW-to-HIGH transition of WCLK writes data from the data inputs to the empty offset Least Significant Bit (LSB) register. The second, third, and fourth LOW-to-HIGH transitions of WCLK store data in the empty offset Most Significant Bit (MSB) register, full offset LSB register, and full offset MSB register, respectively, when WEN2/LD and WEN1 are LOW. The fifth LOW-to-HIGH transition of WCLK while WEN2/LD and WEN1 are LOW writes data to the empty LSB register again. Figure 1 shows the register sizes and default values for the various device types.

It is not necessary to write to all the offset registers at one time. A subset of the offset registers can be written; then by bringing the WEN2/LD input HIGH, the FIFO is returned to normal read and write operation. The next time WEN2/LD is brought LOW, a write operation stores data in the next offset register in sequence.

The contents of the offset registers can be read to the data outputs when WEN2/LD is LOW and both REN1 and REN2 are LOW. LOW-to-HIGH transitions of RCLK read register contents to the data outputs. Writes and reads should not be performed simultaneously on the offset registers.






Figure 1. Offset Register Location and Default Values

### Programmable Flag (PAE, PAF) Operation

Whether the flag offset registers are programmed as described in *Table 1* or the defau<u>lt values</u> are used, the programmable Almost Empty Flag (PAE) and programmable Almost Full Flag (PAF) states are determined by their corresponding offset registers and the difference between the read and write pointers.

**Table 1. Writing the Offset Registers** 

LD	WEN	WCLK <sup>[1]</sup>	Selection
0	0		Empty Offset (LSB) Empty Offset (MSB) Full Offset (LSB) Full Offset (MSB)
0	1		No Operation
1	0		Write Into FIFO
1	1		No Operation

The number formed by the empty offset least significant bit register and empty offset most significant register is referred to as n and determines the operation of  $\overline{PAE}$ .  $\overline{PAE}$  is synchronized to the LOW-to-HIGH transition of RCLK by one flip-flop and is LOW when the FIFO contains n or fewer unread words.  $\overline{PAE}$  is set HIGH by the LOW-to-HIGH transition of RCLK when the FIFO contains (n+1) or greater unread words.

The number formed by the full offset least significant bit register and full offset most significant bit register is referred to as m and determines the operation of PAF. PAE is synchronized to the LOW-to-HIGH transition of WCLK by one flip-flop and is set LOW when the number of unread words in the FIFO is greater than or equal to CY7C4421V (64 – m), CY7C4201V (256 – m), CY7C4211V (512 – m), CY7C4221V (1K – m), CY7C4231V (2K – m), CY7C4241V (4K – m), and CY7C4251V (8K – m). PAF is set HIGH by the LOW-to-HIGH transition of WCLK when the number of available memory locations is greater than m.

#### Note

<sup>1.</sup> The same selection sequence applies to reading from the registers. REN1 and REN2 are enabled and a read is performed on the LOW-to-HIGH transition of RCLK.



#### Table 2. Status Flags

	Number of Words in FIFO					
CY7C4421V	CY7C4201V	CY7C4211V	FF	PAF	PAE	EF
0	0	0	Н	Н	L	L
1 to n <sup>[2]</sup>	1 to n <sup>[2]</sup>	1 to n <sup>[2]</sup>	Н	Н	L	Н
(n+1) to 32	(n+1) to 128	(n+1) to 256	Н	Н	Н	Н
33 to (64–(m+1))	129 to (256–(m+1))	257 to (512–(m+1))	Н	Н	Н	Н
(64-m) <sup>[3]</sup> to 63	(256-m) <sup>[3]</sup> to 255	(512–m) <sup>[3]</sup> to 511	Н	L	Н	Н
64	256	512	L	L	Н	Н

Number of Words in FIFO							
CY7C4221V	CY7C4231V	CY7C4241V	CY7C4251V	FF	PAF	PAE	EF
0	0	0	0	Н	Н	L	L
1 to n <sup>[2]</sup>	Н	Н	L	Н			
(n+1) to 512	(n+1) to 1024	(n+1) to 2048	(n+1) to 4096	Н	Н	Н	Н
513 to (1024 –(m+1))	1025 to (2048 –(m+1))	2049 to (4096 –(m+1))	4097 to (8192 –(m+1))	Н	Н	Н	Н
(1024-m) <sup>[3]</sup> to 1023	(2048-m) <sup>[3]</sup> to 2047	(4096-m) <sup>[3]</sup> to 4095	(8192–m) <sup>[3]</sup> to 8191	Н	L	Н	Н
1024	2048	4096	8192	L	L	Н	Н

#### **Width Expansion Configuration**

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. A composite flag should be created for each of the end-point status flags (EF and FF). The partial status flags (PAE and PAF) can be detected from any one device. Figure 2 demonstrates a 18-bit word width by using two CY7C42X1Vs. Any word width can be attained by adding additional CY7C42X1Vs.

When the CY7C42X1V is in a Width Expansion Configuration, the Read Enable (REN2) control input can be grounded (see *Figure 2*). In this configuration, the Write Enable 2/Load (WEN2/LD) pin is set to LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.

#### Notes:

2. n = Empty Offset (n=7 default value).

3. m = Full Offset (m=7 default value).

#### **Flag Operation**

The CY7C42X1 devices provide four flag pins to indicate the condition of the FIFO contents. Empty, Full,  $\overline{PAE}$ , and  $\overline{PAF}$  are synchronous.

#### **Full Flag**

The Full Flag (FF) will go LOW when device is full. Write operations are inhibited whenever FF is LOW regardless of the state of WEN1 and WEN2/LD. FF is synchronized to WCLK, i.e., it is exclusively updated by each rising edge of WCLK.

#### **Empty Flag**

The Empty Flag (EF) will go LOW when the device is empty. Read operations are inhibited whenever EF is LOW, regardless of the state of REN1 and REN2. EF is synchronized to RCLK, i.e., it is exclusively updated by each rising edge of RCLK.






Figure 2. Block Diagram of 64 x 9, 256 x 9, 512 x 9, 1024 x 9, 2048 x 9, 4096 x 9, 8192 x 9 Low-Voltage Synchronous FIFO Memory Used in a Width-Expansion Configuration



## CY7C4421V/4201V/4211V/4221V CY7C4231V/4241V/4251V

#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....-65°C to +150°C Ambient Temperature with

Supply Voltage to Ground Potential ..... -0.5V to +5.0V

DC Voltage Applied to Outputs

DC Input Voltage ..... -0.5V to +5.0V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

#### **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>		
Commercial	0°C to +70°C	$3.3V\pm300\text{mV}$		
Industrial	–40° to +85°C	$3.3V\pm300\text{mV}$		


#### **Electrical Characteristics** Over the Operating Range


			7C42	(1V-15	7C42>	(1V-25	7C42>	(1V-35	
Parameter	Description	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA	2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	5.0	2.0	5.0	2.0	5.0	V
V <sub>IL</sub>	Input LOW Voltage		-0.5	0.8	-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	V <sub>CC</sub> = Max.	-10	+10	-10	+10	-10	+10	μΑ
I <sub>OZL</sub> I <sub>OZH</sub>	Output OFF, High Z Current	$\overline{OE} \ge V_{IH},$ $V_{SS} < V_O < V_{CC}$	-10	+10	-10	+10	-10	+10	μА
I <sub>CC</sub> <sup>[4]</sup>	Active Power Supply Current	Com'l		20		20		20	mA
I <sub>SB</sub> <sup>[5]</sup>	Average Standby Current	Com'l		6		6		6	mA

#### Capacitance<sup>[6]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>CC</sub> = 5.0V	7	pF

#### AC Test Loads and Waveforms<sup>[7,8]</sup>





Equivalent to: THÉVENIN EQUIVALENT

> Rth =  $200\Omega$ OUTPUT -- Vth = 2.0V

- 4. Outputs open. Tested at Frequency = 20 MHz.
   5. All inputs = V<sub>CC</sub> 0.2V, except WCLK and RCLK, which are switching at 20 MHz.
   6. Tested initially and after any design or process changes that may affect these parameters.
- 7.  $C_L$  = 30 pF for all AC parameters except for  $t_{OHZ}$ . 8.  $C_L$  = 5 pF for  $t_{OHZ}$ .



## **Switching Characteristics** Over the Operating Range


			7C42X1V-15		K1V-25	7C42X1V-35		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>S</sub>	Clock Cycle Frequency		66.7		40		28.6	MHz
t <sub>A</sub>	Data Access Time	2	11	2	15	2	20	ns
t <sub>CLK</sub>	Clock Cycle Time	15		25		35		ns
t <sub>CLKH</sub>	Clock HIGH Time	6		10		14		ns
t <sub>CLKL</sub>	Clock LOW Time	6		10		14		ns
t <sub>DS</sub>	Data Set-Up Time	4		6		7		ns
t <sub>DH</sub>	Data Hold Time	1		2		2		ns
t <sub>ENS</sub>	Enable Set-Up Time	4		6		7		ns
t <sub>ENH</sub>	Enable Hold Time	1		2		2		ns
t <sub>RS</sub>	Reset Pulse Width <sup>[9]</sup>	15		25		35		ns
t <sub>RSS</sub>	Reset Set-Up Time	10		15		20		ns
t <sub>RSR</sub>	Reset Recovery Time	10		15		20		ns
t <sub>RSF</sub>	Reset to Flag and Output Time		18		25		35	ns
t <sub>OLZ</sub>	Output Enable to Output in Low Z <sup>[10]</sup>	0		0		0		ns
t <sub>OE</sub>	Output Enable to Output Valid	3	8	3	12	3	15	ns
t <sub>OHZ</sub>	Output Enable to Output in High Z <sup>[10]</sup>	3	8	3	12	3	15	ns
t <sub>WFF</sub>	Write Clock to Full Flag		11		15		20	ns
t <sub>REF</sub>	Read Clock to Empty Flag		11		15		20	ns
t <sub>PAF</sub>	Clock to Programmable Almost-Full Flag		16		22		25	ns
t <sub>PAE</sub>	Clock to Programmable Almost-Full Flag		16		22		25	ns
t <sub>SKEW1</sub>	Skew Time between Read Clock and Write Clock for Empty Flag and Full Flag	6		10		12		ns
t <sub>SKEW2</sub>	Skew Time between Read Clock and Write Clock for Almost-Empty Flag and Almost-Full Flag	15		18		20		ns

<sup>9.</sup> Pulse widths less than minimum values are not allowed.
10. Values guaranteed by design, not currently tested.




### **Switching Waveforms**

#### **Write Cycle Timing**



#### **Read Cycle Timing**




#### Notes:

<sup>11.</sup> t<sub>SKEW1</sub> is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t<sub>SKEW1</sub>, then FF may not change state until the next WCLK rising edge.

12. t<sub>SKEW1</sub> is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH during the current clock cycle. It the time between the rising edge of WCLK and the rising edge of RCLK is less than t<sub>SKEW1</sub>, then EF may not change state until the next RCLK rising edge.



#### Reset Timing<sup>[13]</sup>




- 13. The clocks (RCLK, WCLK) can be free-running during reset.
- 14. After reset, the outputs will be LOW if OE = 0 and three-state if OE = 1.

  15. Holding WEN2/LD HIGH during reset will make the pin act as a second enable pin. Holding WEN2/LD LOW during reset will make the pin act as a load enable for the programmable flag offset registers.



#### First Data Word Latency after Reset with Simultaneous Read and Write



#### Notes:


Notes:

16. When t<sub>SKEW1</sub> ≥ minimum specification, t<sub>FRL</sub> (maximum) = t<sub>CLK</sub> + t<sub>SKEW1</sub>. When t<sub>SKEW1</sub> < minimum specification, t<sub>FRL</sub> (maximum) = either 2\*t<sub>CLK</sub> + t<sub>SKEW1</sub> or t<sub>CLK</sub> + t<sub>SKEW1</sub>. The Latency Timing applies only at the Empty Boundary (EF = LOW).

17. The first word is available the cycle after EF goes HIGH, always.




### **Empty Flag Timing**






#### **Full Flag Timing**



#### **Programmable Almost Empty Flag Timing**



#### Notes:


18. t<sub>SKEW2</sub> is the minimum time between a rising WCLK <u>and a</u> rising RCLK edge for <u>PAE</u> to change state during that clock cycle. If the time between the edge of WCLK and the rising RCLK is less than t<sub>SKEW2</sub>, then <u>PAE</u> may not change state until the next RCLK.

19. PAE offset = n.


20. If a read is performed on this rising edge of the read clock, there will be Empty + (n-1) words in the FIFO when PAE goes LOW.



#### **Programmable Almost Full Flag Timing**



#### Write Programmable Registers




#### Notes:

- 21. If a write is performed on this rising edge of the write clock, there will be Full (m–1) words of the FIFO when PAF goes LOW. 22. PAF offset = m.
- 23. 64-m words for CY7C4421V, 256-m words in FIFO for CY7C4201V, 512-m words for CY7C4211V, 1024-m words for CY7C4221V, 2048-m words for CY7C4231V, 4096-m words for CY7C4241V, 8192-m words for CY7C4251V.
- 24. t<sub>SKEW2</sub> is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to change during that clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t<sub>SKEW2</sub>, then PAF may not change state until the next WCLK.



#### **Read Programmable Registers**



## **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C4201V-15AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4201V-15AXC	A32	32-Lead Pb-Free Thin Quad Flatpack	
25	CY7C4201V-25AC	A32	32-Lead Thin Quad Flatpack	Commercial
512 x 9 Low	Voltage Synchronous	FIFO		•
Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C4211V-15AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4211V-15JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C4211V-15AI	A32	32-Lead Thin Quad Flatpack	Industrial
	CY7C4211V-15AXI	A32	32-Lead Pb-Free Thin Quad Flatpack	1
25	CY7C4211V-25AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4211V-25JC	J65	32-Lead Plastic Leaded Chip Carrier	
1K x 9 Low \	/oltage Synchronous	FIFO		
Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C4221V-15AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4221V-15JC	J65	32-Lead Plastic Leaded Chip Carrier	1
25	CY7C4221V-25AC	A32	32-Lead Thin Quad Flatpack	Commercial
2K x 9 Low \	/oltage Synchronous	FIFO		
Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C4231V-15AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4231V-15JXC	J65	32-Lead Pb-Free Plastic Leaded Chip Carrier	1
	CY7C4231V-15JC	J65	32-Lead Plastic Leaded Chip Carrier	
25	CY7C4231V-25AXC	A32	32-Lead Pb-Free Thin Quad Flatpack	Commercial
•	CY7C4231V-25AC	A32	32-Lead Thin Quad Flatpack	7




#### Ordering Information (continued)

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C4241V-15AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4241V-15AXC	A32	32-Lead Pb-Free Thin Quad Flatpack	1
	CY7C4241V-15JXC	J65	32-Lead Pb-Free Plastic Leaded Chip Carrier	
	CY7C4241V-15JC	J65	32-Lead Plastic Leaded Chip Carrier	1
25	CY7C4241V-25AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4241V-25AXC	A32	32-Lead Pb-Free Thin Quad Flatpack	1
	CY7C4241V-25JC	J65	32-Lead Plastic Leaded Chip Carrier	1
K x 9 Low \	/oltage Synchronous	FIFO		1
Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C4251V-15AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4251V-15AXC	A32	32-Lead Pb-Free Thin Quad Flatpack	1
	CY7C4251V-15JC	J65	32-Lead Plastic Leaded Chip Carrier	
25	CY7C4251V-25AC	A32	32-Lead Thin Quad Flatpack	Commercial

#### **Package Diagrams**


# 32-Lead Thin Plastic Quad Flatpack 7 x 7 x 1.0 mm A32 32-Lead Pb-Free Thin Plastic Quad Flatpack 7 x 7 x 1.0 mm A32





#### Package Diagrams (continued)

#### 32-Lead Plastic Leaded Chip Carrier J65 32-Lead Pb-Free Plastic Leaded Chip Carrier J65



All product and company names mentioned in this document are the trademarks of their respective holders.



## **Document History Page**

Document Title: CY7C4421V/4201V/4211V/4221V/CY7C4231V/4241V/4251V Low-Voltage 64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs Document Number: 38-06010

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	106471	09/10/01	SZV	Change from Spec number: 38-00622 to 38-06010
*A	127857	08/25/03	FSG	Fixed empty flag timing diagram Fixed switching waveform diagram typo
*B	384573	See ECN	ESH	Added Pb-Free logo to top of front page Inserted industrial temperature range into operating range Added parts CY7C4251V-25AXC, CY7C4251V-15AXC, CY7C4241V-15AXC, CY7C4241V-15AXC, CY7C4231V-25AXC, CY7C4221V-15AI, CY7C421V-15AXI, CY7C4201V-15AXC to ordering information.

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for FIFO category:

Click to view products by Cypress manufacturer:

Other Similar products are found below:

72V82L20PAGI CY7C425-25LMB CY7C454-14LMB 72V2113L7-5BCGI 72V201L10PFG CY7C464A-10JI 5962-8866903YA 5962-8866302YA 5962-9071503MXA 5962-9961502QYA 5962-9158505MXA 5962-8986305ZA 5962-8986305UA 5962-8986303XA 5962-8986302ZA 5962-89523052A 5962-8866904XA 72V201L15PFGI 72225LB10JG 7202LA25JGI 7202LA15PDGI 7206L15JG 7208L20JG 72241L10JG 723622L15PFG 72T72115L5BBGI 72V36110L7-5PFGI 72V3660L6PFG CY7C419-15JC CY7C425-20VXC CY7C429-20VC 7202LA15JGI 7203L15TPGI 7208L25JGI 7281L15PAGI 72T18125L5BBI 72T36125L10BB 72T36125L5BBGI 72V3690L6PFG CY7C433-10AC CY7C4251-10AI CY7C433-10AXC 5962-8986306YA 7281L12PAG 72V3660L7-5PFGI 72V231L15PFGI 7204L12JG8 7206L25TPGI 7202LA50JG8 72210L10TPG