


PSoC[®] Programmable System-on-Chip™

Features

- XRES pin to support in-system serial programming (ISSP) and external reset control in CY8C24894
- Powerful Harvard-architecture processor
 - ☐ M8C processor speeds up to 24 MHz
 - □ Two 8 × 8 multiply, 32-bit accumulate
 - □ Low power at high speed
 - □ Operating voltage: 3 V to 5.25 V
 - □ Industrial temperature range: -40 °C to +85 °C
 - □ USB temperature range: -10 °C to +85 °C
- Advanced peripherals (PSoC® Blocks)
 - ☐ Six rail-to-rail analog PSoC blocks provide:
 - Up to 14-bit analog-to-digital converters (ADCs)
 - Up to 9-bit digital-to-analog converters (DACs)
 - Programmable gain amplifiers (PGAs)
 - · Programmable filters and comparators
 - □ Four digital PSoC blocks provide:
 - 8- to 32-bit timers, counters, and pulse width modulators (PWMs)
 - Cyclical redundancy check (CRC) and pseudo random sequence (PRS) modules
 - Full-duplex universal asynchronous receiver transmitter (UART)
 - Multiple serial peripheral interface (SPI) masters or slaves
 - · Connectable to all general-purpose I/O (GPIO) pins
 - Complex peripherals by combining blocks
 - □ Capacitive sensing application (CSA) capability
- Full speed USB (12 Mbps)
 - □ Four unidirectional endpoints
 - □ One bidirectional control endpoint
 - □ USB 2.0 compliant
 - □ Dedicated 256 byte buffer
 - □ No external crystal required
- Flexible on-chip memory
 - □ 16 KB flash program storage 50,000 erase and write cycles
 - $\hfill \square$ 1 KB static random access memory (SRAM) data storage $\hfill \square$ ISSP
 - □ Partial flash updates
 - □ Flexible protection modes
 - □ Electrically erasable programmable read-only memory (EEPROM) emulation in flash
- Programmable pin configurations
 - □ 25-mA sink, 10-mA source on all GPIOs
 - □ Pull-up, pull-down, high Z, strong, or open-drain drive modes on all GPIOs

- □ Up to 48 analog inputs on GPIOs
- ☐ Two 33 mA analog outputs on GPIOs
- Configurable interrupt on all GPIOs
- Precision, programmable clocking
 - □ Internal ±4% 24- / 48-MHz main oscillator
 - □ Internal oscillator for watchdog and sleep
 - □ 0.25% accuracy for USB with no external components
- Additional system resources
 - □ I²C slave, master, and multi-master to 400 kHz
 - □ Watchdog and sleep timers
 - ☐ User-configurable low-voltage detection (LVD)

Logic Block Diagram



Errata: For information on silicon errata, see "Errata" on page 64. Details include trigger conditions, devices affected, and proposed workaround.

Cypress Semiconductor CorporationDocument Number: 38-12018 Rev. AM



More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article KBA92181, Resources Available for CapSense® Controllers. Following is an abbreviated list for CapSense devices:

- Overview: CapSense Portfolio, CapSense Roadmap
- Product Selectors: CapSense, CapSense Plus, CapSense Express, PSoC3 with CapSense, PSoC5 with CapSense, PSoC4. In addition, PSoC Designer offers a device selection tool at the time of creating a new project.
- Application notes: Cypress offers CapSense application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with CapSense are:
 - □ AN64846: Getting Started With CapSense □ AN2397: CapSense® Data Viewing Tools
- Technical Reference Manual (TRM):
 - □ CY8CPLC20, CY8CLED16P01, CY8C29x66, CY8C27x43, CY8C24x94, CY8C24x23, CY8C24x23A, CY8C22x13, CY8C21x34, CY8C21x34B, CY8C21x23, CY7C64215, CY7C603xx, CY8CNP1xx, and CYWUSB6953 PSoC® Programmable System-on-Chip TRM

■ Development Kits:


- □ CY3280-24x94 Universal CapSense Controller Board features a predefined control circuitry and plug-in hardware to make prototyping and debugging easy. Programming and I2C-to-USB Bridge hardware are included for tuning and data acquisition.
- CY3280-BMM Matrix Button Module Kit consists of eight CapSense sensors organized in a 4x4 matrix format to form 16 physical buttons and eight LEDs. This module connects to any CY3280 Universal CapSense Controller Board, including CY3280-20x66 Universal CapSense Controller.
- CY3280-BSM Simple Button Module Kit consists of ten CapSense buttons and ten LEDs. This module connects to any CY3280 Universal CapSense Controller Board, including CY3280-20x66 Universal CapSense Controller.

The CY3217-MiniProg1 and CY8CKIT-002 PSoC® MiniProg3 device provides an interface for flash programming.

PSoC Designer

PSoC Designer is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of systems based on CapSense (see Figure 1). With PSoC Designer, you can:

- 1. Drag and drop User Modules to build your hardware system design in the main design workspace
- Codesign your application firmware with the PSoC hardware, using the PSoC Designer IDE C compiler
- 3. Configure User Module
- 4. Explore the library of user modules
- 5. Review user module datasheets



Document Number: 38-12018 Rev. AM



Contents

| PSoC Functional Overview | 4 |
|--|----|
| The PSoC Core | 4 |
| The Digital System | 4 |
| The Analog System | |
| Additional System Resources | 6 |
| PSoC Device Characteristics | |
| Getting Started | 7 |
| Application Notes | 7 |
| Development Kits | 7 |
| Training | 7 |
| CYPros Consultants | 7 |
| Solutions Library | |
| Technical Support | 7 |
| Development Tools | 7 |
| PSoC Designer Software Subsystems | 7 |
| Designing with PSoC Designer | |
| Select User Modules | 8 |
| Configure User Modules | 8 |
| Organize and Connect | |
| Generate, Verify, and Debug | 8 |
| Pin Information | 9 |
| 56-Pin Part Pinout | 9 |
| 56-Pin Part Pinout (with XRES) | 10 |
| 68-Pin Part Pinout | 11 |
| 68-Pin Part Pinout (On-Chip Debug) | 12 |
| 100-Ball VFBGA Part Pinout | |
| 100-Ball VFBGA Part Pinout (On-Chip Debug) | 15 |
| 100-Pin Part Pinout (On-Chip Debug) | 17 |
| Register Reference | 19 |
| Register Conventions | 19 |
| Register Mapping Tables | 19 |
| Register Map Bank 0 Table: User Space | 20 |
| Register Map Bank 1 Table: Configuration Space | |

| Electrical Specifications | 22 |
|---|----|
| Absolute Maximum Ratings | 22 |
| Operating Temperature | |
| DC Electrical Characteristics | 23 |
| AC Electrical Characteristics | 40 |
| Thermal Impedance | 49 |
| Solder Reflow Peak Specifications | 49 |
| Development Tool Selection | 50 |
| Software | |
| Development Kits | 50 |
| Evaluation Tools | 50 |
| Device Programmers | 51 |
| Accessories (Emulation and Programming) | 51 |
| Ordering Information | 52 |
| Ordering Code Definitions | 52 |
| Packaging Dimensions | |
| Acronyms | 58 |
| Acronyms Used | 58 |
| Document Conventions | |
| Units of Measure | 59 |
| Numeric Conventions | 59 |
| Glossary | 59 |
| Errata | |
| Part Numbers Affected | 64 |
| CY8C24x94 Errata Summary | 64 |
| Document History Page | |
| Sales, Solutions, and Legal Information | |
| Worldwide Sales and Design Support | 72 |
| Products | |
| PSoC® Solutions | |
| Cypress Developer Community | |
| Technical Support | 72 |



PSoC Functional Overview

The PSoC family consists of many devices with on-chip controllers. These devices are designed to replace multiple traditional MCU-based system components with one low-cost single-chip programmable component. A PSoC device includes configurable blocks of analog and digital logic, and programmable interconnect. This architecture makes it possible for you to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast central processing unit (CPU), flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The PSoC architecture, shown in the Logic Block Diagram on page 1, consists of four main areas: the core, the system resources, the digital system, and the analog system. Configurable global bus resources allow combining all of the device resources into a complete custom system. Each CY8C24x94 PSoC device includes four digital blocks and six analog blocks. Depending on the PSoC package, up to 56 GPIOs are also included. The GPIOs provide access to the global digital and analog interconnects.

The PSoC Core

The PSoC core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and internal main oscillator (IMO) and internal low-speed oscillator (ILO). The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a four-million instructions per second (MIPS) 8-bit Harvard-architecture microprocessor.

System resources provide these additional capabilities:

- Digital clocks for increased flexibility
- I²C functionality to implement an I²C master and slave
- An internal voltage reference, multi-master, that provides an absolute value of 1.3 V to a number of PSoC subsystems
- A switch-mode pump (SMP) that generates normal operating voltages from a single battery cell
- Various system resets supported by the M8C

The digital system consists of an array of digital PSoC blocks that may be configured into any number of digital peripherals. The digital blocks are connected to the GPIOs through a series of global buses. These buses can route any signal to any pin, freeing designs from the constraints of a fixed peripheral controller.

The analog system consists of six analog PSoC blocks, supporting comparators, and analog-to-digital conversion up to 10-bits of precision.

The Digital System


The digital system consists of four digital PSoC blocks. Each block is an 8-bit resource that is used alone or combined with other blocks to form 8-, 16-, 24-, and 32-bit peripherals, which are called user modules. Digital peripheral configurations include:

- PWMs (8- to 32-bit)
- PWMs with dead band (8- to 32-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit)
- UART 8-bit with selectable parity
- SPI master and slave
- I²C slave and multi-master
- CRC/generator (8-bit)
- IrDA
- PRS generators (8- to 32-bit)

The digital blocks are connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows the optimum choice of system resources for your application. Family resources are shown in Table 1 on page 6.

Figure 2. Digital System Block Diagram






The Analog System

The analog system is composed of six configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are as follows.

- ADCs (up to two, with 6- to 14-bit resolution, selectable as incremental, delta sigma, and successive approximation register (SAR))
- Filters (2 and 4 pole band-pass, low-pass, and notch)
- Amplifiers (up to two, with selectable gain to 48x)
- Instrumentation amplifiers (one with selectable gain to 93x)
- Comparators (up to two, with 16 selectable thresholds)
- DACs (up to two, with 6- to 9-bit resolution)
- Multiplying DACs (up to two, with 6- to 9-bit resolution)
- High current output drivers (two with 30 mA drive as a PSoC core resource)
- 1.3-V reference (as a system resource)
- DTMF dialer
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible

Analog blocks are arranged in a column of three, which includes one continuous time (CT) and two switched capacitor (SC) blocks, as shown in Figure 3.

Figure 3. Analog System Block Diagram



The Analog Multiplexer System

The analog mux bus can connect to every GPIO pin in ports 0–5. Pins are connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with comparators and analog-to-digital converters. It is split into two sections for simultaneous dual-channel processing. An additional 8:1 analog input multiplexer provides a second path to bring Port 0 pins to the analog array.

Switch-control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Track pad, finger sensing
- Chip-wide mux that enables analog input from up to 48 I/O pins
- Crosspoint connection between any I/O pin combinations



Additional System Resources

System resources provide additional capability useful to complete systems. Additional resources include a multiplier, decimator, low-voltage detection, and power-on reset (POR). Brief statements describing the merits of each resource follow.

- Full speed USB (12 Mbps) with five configurable endpoints and 256 bytes of RAM. No external components required except for two series resistors. Wider than commercial temperature USB operation (–10 °C to +85 °C).
- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks are generated using digital PSoC blocks as clock dividers.
- Two multiply accumulates (MACs) provide fast 8-bit multipliers with 32-bit accumulate, to assist in both general math and digital filters.
- Decimator provides a custom hardware filter for digital signal processing applications including creation of Delta Sigma ADCs.
- The I²C module provides 100- and 400-kHz communication over two wires. Slave, master, multi-master are supported.
- Low-voltage detection interrupts signal the application of falling voltage levels, while the advanced POR circuit eliminates the need for a system supervisor.
- An internal 1.3-V reference provides an absolute reference for the analog system, including ADCs and DACs.
- Versatile analog multiplexer system.

PSoC Device Characteristics

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 4 analog blocks. The following table lists the resources available for specific PSoC device groups. The device covered by this datasheet is shown in the highlighted row of the table.

Table 1. PSoC Device Characteristics

| PSoC Part Number | Digital I/O | Digital Rows | Digital Blocks | Analog Inputs | Analog Outputs | Analog Columns | Analog Blocks | SRAM Size | Flash Size |
|-------------------------|-------------|-----------------|-------------------|------------------|-------------------|-------------------|--------------------------------|-----------|------------|
| CY8C29x66 | up to 64 | 4 | 16 | up to 12 | 4 | 4 | 12 | 2 K | 32 K |
| CY8C28xxx | up to 44 | up to 3 | up to 12 | up to 44 | up to 4 | up to 6 | up to 12 + 4 ^[1] | 1 K | 16 K |
| CY8C27x43 | up to 44 | 2 | 8 | up to 12 | 4 | 4 | 12 | 256 | 16 K |
| CY8C24x94 | up to 56 | 1 | 4 | up to 48 | 2 | 2 | 6 | 1 K | 16 K |
| CY8C24x23A | up to 24 | 1 | 4 | up to 12 | 2 | 2 | 6 | 256 | 4 K |
| CY8C23x33 | up to 26 | 1 | 4 | up to 12 | 2 | 2 | 4 | 256 | 8 K |
| CY8C22x45 | up to 38 | 2 | 8 | up to 38 | 0 | 4 | 6 ^[1] | 1 K | 16 K |
| CY8C21x45 | up to 24 | 1 | 4 | up to 24 | 0 | 4 | 6 ^[1] | 512 | 8 K |
| CY8C21x34 | up to 28 | 1 | 4 | up to 28 | 0 | 2 | 4 ^[1] | 512 | 8 K |
| CY8C21x23 | up to 16 | 1 | 4 | up to 8 | 0 | 2 | 4 ^[1] | 256 | 4 K |
| CY8C20x34 | up to 28 | 0 | 0 | up to 28 | 0 | 0 | 3 ^[1,2] | 512 | 8 K |
| CY8C20xx6 | up to 36 | 0 | 0 | up to 36 | 0 | 0 | 3 ^[1,2] | up to 2 K | up to 32 K |

^{1.} Limited analog functionality.

^{2.} Two analog blocks and one CapSense[®].



Getting Started

For in-depth information, along with detailed programming information, see the Technical Reference Manual for this PSoC device

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web at http://www.cypress.com.

Application Notes

Cypress application notes are an excellent introduction to the wide variety of possible PSoC designs.

Development Kits

PSoC Development Kits are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

Training

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com, covers a wide variety of topics and skill levels to assist you in your designs.

CYPros Consultants

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants web site.

Solutions Library

Visit our growing library of solution-focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

Technical Support

Technical support – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.

Development Tools

PSoC Designer™ is the revolutionary Integrated Design Environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog

- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
- ☐ Hardware and software I²C slaves and masters
- ☐ Full speed USB 2.0
- Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

PSoC Designer Software Subsystems

Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this allows you to use more than 100 percent of PSoC's resources for an application.

Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

Assemblers. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and are linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows you to create a trace buffer of registers and memory locations of interest.



Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an online support forum to aid the designer.

In-Circuit Emulator

A low-cost, high-functionality In-Circuit Emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24-MHz) operation.

Designing with PSoC Designer

The development process for the PSoC® device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is summarized in four steps:

- 1. Select User Modules
- 2. Configure User Modules
- 3. Organize and Connect
- 4. Generate, Verify, and Debug

Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

Configure User Modules

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in either C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events. These include monitoring address and data bus values, memory locations and external signals.



Pin Information

This section describes, lists, and illustrates the CY8C24x94 PSoC device family pins and pinout configuration.

The CY8C24x94 PSoC devices are available in the following packages, all of which are shown on the following pages. Every port pin (labeled with a "P") is capable of Digital I/O. However, V_{SS} , V_{DD} , and XRES are not capable of Digital I/O.

56-Pin Part Pinout

See LEGEND details and footnotes in Table 3 on page 10.

Table 2. 56-Pin Part Pinout (QFN[6])

| Pin | Ту | pe | N | 5 | Pin | Ту | ре | | B |
|-----|------------|--------|-----------------|---|-----|---------|---------------|----------------------------------|--|
| No. | Digital | Analog | Name | Description | No. | Digital | Analog | Name | |
| 1 | I/O | I, M | P2[3] | Direct switched capacitor block input | | | Figu | re 4. | CY8C24794 56-Pin PSoC Device [3] |
| 2 | I/O | I, M | P2[1] | Direct switched capacitor block input | | | | | P2[5],M P0[1],A,I,M P0[3],A,I,O,M P0[5],A,I,O,M Vdd Vdd Vold P0[6],A,I,M P0[2],A,I,M P0[2],A,I,M P2[6],M,I,M P2[6],M,I,M P2[6],M,I,M |
| 3 | I/O | M | P4[7] | | | | | | P2[5],M P2[7],M P0[1],A.I.M P0[5],A.I.O.W Vss Vvd Vvd P0[6],A.I.M P0[6],A.I.M P0[6],A.I.M P0[6],A.I.M P0[6],A.I.M P2[6],M |
| 4 | I/O | М | P4[5] | | | | | | P 2 [5], M P 2 [7], M P 2 [8], M |
| 5 | I/O | М | P4[3] | | | | | | P2[5],N P2[7],N P2[7],N P0[3],N P0[5],N P0[6],N P0[6],N P1[6],N P2[6],N P2[6], |
| 6 | I/O | М | P4[1] | | | | | • | 88289284444 |
| 7 | I/O | М | P3[7] | | | А | , I, M, P2[| | 888888868964449 P2[2],A,I,M |
| 8 | I/O | М | P3[5] | | | Α | ,,I,M,P2[| | 41 = P2[0], A, I, M |
| 9 | I/O | М | P3[3] | | | | | [7] = 3 | 40 = P4[6],M |
| 10 | I/O | М | P3[1] | | | | | 3] = 5 | 39 ≓ P4[4],M 38 ≡ P4[2],M |
| 11 | I/O | М | P5[7] | | | | | [1] = 6 | 37 = P4[0],M |
| 12 | I/O | M | P5[5] | | | | M,P3 | | QFN 36 ■ P3[6],M |
| 13 | I/O | М | P5[3] | | | | м,Р3 М,Р3[| [5] = 8 3] = 9 | (Top View) 35 ■ P3[4],M 34 ■ P3[2],M |
| 14 | I/O | M | P5[1] | -2- | | | | 1] = 10 | 33 = P3[2],W |
| 15 | I/O | М | P1[7] | I ² C serial clock (SCL) | | | | 7] 🗖 11 | 32 = P5[6],M |
| 16 | I/O | М | P1[5] | I ² C serial data (SDA) | | | M,P5[| 5] = 12 3] = 13 | 31 = P5[4],M |
| 17 | I/O | М | P1[3] | | | | | 1] 14 | 30 = P5[2],M 29 = P5[0],M |
| 18 | I/O | М | P1[1] | I ² C SCL, ISSP SCLK [4] | | | • | , L | £ 6 F 8 5 8 2 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 |
| 19 | | wer | V _{SS} | Ground connection [5] | | | | | |
| 20 | | SB | D+ | | | | | | P1[7] P1[8] P1[9] Vss P1[1] Vsd P7[7] P1[6] P1[6] P1[6] |
| 21 | | SB | D- | | | | | | M.12CSCL, P1[7] M.12CSCL, P1[8] M,12CSCL, P1[1] V3S D+ D- V4d P7[7] P7[0] M,12CSDA, P1[0] M,P1[2] EXTCLK, M,P1[4] M,P1[6] |
| 22 | | wer | V _{DD} | Supply voltage | | | | | S C S C S C S C S C S C S C S C S C S C |
| 23 | I/O | | P7[7] | | | | | | 25,120 21,120 21,120 21,131 |
| 24 | I/O | | P7[0] | 1/20 00 4 1000 00 474 [4] | | | | | ≥ ≥ ≥ <u>~</u> |
| 25 | 1/0 | M | P1[0] | I ² C SDA, ISSP SDATA ^[4] | | | | | |
| 26 | I/O | M | P1[2] | 0 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | | | | |
| 27 | 1/0 | M | P1[4] | Optional external clock input (EXTCLK) | | | | | |
| 28 | 1/0 | M | P1[6] | | | | | | |
| 30 | I/O I/O | M M | P5[0] | | - | | | | 1 |
| 30 | 1/0 | M | P5[2] | | 44 | I/O | М | Dates | External valtage reference (V/DEE) input |
| 32 | 1/0 | M | P5[4] P5[6] | | 44 | 1/0 | I. M | P2[6] P0[0] | External voltage reference (VREF) input Analog column mux input |
| 33 | 1/0 | M | P3[0] | | 46 | 1/0 | I, M | P0[0] | Analog column mux input Analog column mux input |
| 34 | 1/0 | M | P3[2] | | 47 | 1/0 | I, M | P0[4] | Analog column mux input VREF |
| 35 | 1/0 | M | P3[4] | | 48 | 1/0 | I, M | P0[4] | Analog column mux input VREF |
| 36 | 1/0 | M | P3[6] | | 49 | _ | wer | V _{DD} | Supply voltage |
| 37 | 1/0 | M | P4[0] | | 50 | | wer | V _{DD} | Ground connection [5] |
| 38 | 1/0 | M | P4[2] | | 51 | 1/0 | I, M | V _{SS} P0[7] | Analog column mux input |
| 39 | 1/0 | M | P4[4] | | 52 | 1/0 | I/O, M | P0[7] | Analog column mux input Analog column mux input and column output |
| 40 | 1/0 | M | P4[6] | | 53 | 1/0 | I/O, M | P0[3] | Analog column mux input and column output |
| 41 | 1/0 | I, M | P2[0] | Direct switched capacitor block input | 54 | I/O | I, M | P0[3] | Analog column mux input |
| 42 | 1/0 | I, M | P2[2] | Direct switched capacitor block input | 55 | 1/0 | M | P2[7] | / maiog column max input |
| 43 | 1/0 | M | P2[4] | External analog ground (AGND) input | 56 | 1/0 | M | P2[5] | + |
| +3 | 1/0 | IVI | 1 4[4] | External analog ground (AGND) input | 50 | 1/0 | IVI | 1 2[3] | |

- 3. This part cannot be programmed with Reset mode; use Power Cycle mode when programming.
- 4. These are the ISSP pins, which are not High Z at POR. See the PSoC Technical Reference Manual for details.
- 5. All V_{SS} pins should be brought out to one common GND plane.



56-Pin Part Pinout (with XRES)

Table 3. 56-Pin Part Pinout (QFN[6])

| Pin | Ty | ре | | | Pin | Τv | ре | | |
|-----|-----|--------|----------|---|-----|------------|--|--------------------|---|
| No. | | Analog | Name | Description | No. | Digital | - | Name | Description |
| 1 | I/O | I, M | P2[3] | Direct switched capacitor block input | | | | ure 5. | CY8C24894 56-Pin PSoC Device |
| 2 | I/O | I, M | P2[1] | Direct switched capacitor block input | 1 | | · | | |
| 3 | I/O | М | P4[7] | | | | | _ : | ΣΣ |
| 4 | I/O | М | P4[5] | | | | | | 0 0 |
| 5 | I/O | М | P4[3] | | | | | ΣΣ«· | |
| 6 | I/O | М | P4[1] | | | | | 2[5 2[7 20[1 | P P P P P P P P P P P P P P P P P P P |
| 7 | I/O | М | P3[7] | | | | 0 | | |
| 8 | I/O | М | P3[5] | | | A. I. M. I | P2[3] = 1 | 888 | 26 |
| 9 | I/O | М | P3[3] | | | | P2[1] = 2 | | 41 = P2[0], A, I, M |
| 10 | I/O | М | P3[1] | | | | P4[7] = 3 | | 40 ■ P4[6], M |
| 11 | I/O | М | P5[7] | | | | P4[5] = 4 P4[3] = 5 | | 39 □ P4[4], M 38 □ P4[2], M |
| 12 | I/O | М | P5[5] | | | | P4[1] = 6 | | 37 P 4[2], M |
| 13 | I/O | М | P5[3] | | | М, І | P3[7] 🗖 7 | | QFN 36 ■ XRES |
| 14 | I/O | М | P5[1] | | 1 | | P3[5] = 8 P3[3] = 9 | | (Top View) 35 ■ P3[4], M |
| 15 | I/O | М | P1[7] | I ² C SCL | | | P3[3] = 9 P3[1] = 10 | | 34 ➡ P3[2], M 33 ➡ P3[0], M |
| 16 | I/O | М | P1[5] | I ² C SDA | | | P5[7] = 11 | | 32 P 5[6], M |
| 17 | I/O | М | P1[3] | | | | P5[5] = 12 | | 31 □ P5[4], M |
| 18 | I/O | М | P1[1] | I ² C SCL, ISSP SCLK ^[7] | | | P5[3] = 13 P5[1] = 14 | | 30 ₽ P5[2], M 29 ₽ P5[0], M |
| 19 | | wer | V_{SS} | Ground connection [8] | | , | -1.7 | 15 16 17 17 17 | 8 2 2 2 2 2 3 8 8 8 8 8 8 8 8 8 8 8 8 8 |
| 20 | | SB | D+ | | | | | | |
| 21 | | SB | D– | | | | | P1(7) | C.S.S.V.S.S.V.C.D.C.C.C.C.C.C.C.C.C.C.C.C.C.C.C.C.C |
| 22 | | wer | V_{DD} | Supply voltage | | | | SCL, SDA, I | |
| 23 | I/O | | P7[7] | | | | | | о н о н |
| 24 | I/O | | P7[0] | | | | | | M, IZC SC M, IZC SD EXTCLK, |
| 25 | I/O | М | | I ² C SDA, ISSP SDATA ^[7] | | | | Σ́Σ́ | Σ Σ Ϫ |
| 26 | I/O | М | P1[2] | | | | | | |
| 27 | I/O | М | P1[4] | Optional EXTCLK | | | | | |
| 28 | I/O | М | P1[6] | | | | | | |
| 29 | I/O | М | P5[0] | | | | | | |
| 30 | I/O | М | P5[2] | | | • | | • | , |
| 31 | I/O | М | P5[4] | | 44 | I/O | М | P2[6] | External VREF input |
| 32 | I/O | М | P5[6] | | 45 | I/O | I, M | P0[0] | Analog column mux input |
| 33 | I/O | М | P3[0] | | 46 | I/O | I, M | P0[2] | Analog column mux input |
| 34 | I/O | М | P3[2] | | 47 | I/O | I, M | P0[4] | Analog column mux input VREF |
| 35 | I/O | М | P3[4] | | 48 | I/O | I, M | P0[6] | Analog column mux input |
| 36 | In | put | XRES | Active high external reset with internal | 49 | Po | wer | V_{DD} | Supply voltage |
| | | | | pull-down | | | | | [8] |
| 37 | I/O | М | P4[0] | | 50 | | wer | V _{SS} | Ground connection [8] |
| 38 | I/O | М | P4[2] | | 51 | I/O | I, M | P0[7] | Analog column mux input |
| 39 | I/O | М | P4[4] | | 52 | I/O | I/O, M | P0[5] | Analog column mux input and column output |
| 40 | I/O | М | P4[6] | | 53 | I/O | I/O, M | P0[3] | Analog column mux input and column output |
| 41 | I/O | I, M | P2[0] | Direct switched capacitor block input | 54 | I/O | I, M | P0[1] | Analog column mux input |
| 42 | I/O | I, M | P2[2] | Direct switched capacitor block input | 55 | I/O | М | P2[7] | |
| 43 | I/O | М | P2[4] | External AGND input | 56 | I/O | М | P2[5] | |

LEGEND A = Analog, I = Input, O = Output, and M = Analog Mux Input.


- The center pad on the QFN package should be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floated and not connected to any other signal.
 These are the ISSP pins, which are not High Z at POR. See the PSoC Technical Reference Manual for details.
 All V_{SS} pins should be brought out to one common GND plane.



68-Pin Part Pinout

The following 68-pin QFN part table and drawing is for the CY8C24994 PSoC device.

Table 4. 68-Pin Part Pinout (QFN[9])



LEGEND A = Analog, I = Input, O = Output, NC = No connection. Pin must be left floating, M = Analog Mux Input.

- 9. The center pad on the QFN package should be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floated and not connected to any other signal.
- 10. All V_{SS} pins should be brought out to one common GND plane.
- 11. These are the ISSP pins, which are not High Z at POR. See the PSoC Technical Reference Manual for details.



68-Pin Part Pinout (On-Chip Debug)

The following 68-pin QFN part table and drawing is for the CY8C24094 OCD PSoC device.

Note: This part is only used for in-circuit debugging. It is NOT available for production.

Table 5. 68-Pin Part Pinout (QFN[12])

| Pin | Τv | pe | | | Pin | T۱ | /pe | | |
|-----|--------------|--------|-----------------|--|-----|------------|---|--------------------------|--|
| No. | Digital | Analog | Name | Description | No. | | Analog | Name | Description |
| 1 | I/O | М | P4[7] | | | F | igure 7 | 7. CY8 | C24094 68-Pin OCD PSoC Device |
| 2 | I/O | M | P4[5] | | | | _ | | ш 9 |
| 3 | I/O | M | P4[3] | | | | | | V REF AGND |
| 4 | I/O | M | P4[1] | | | | | ਕ ਕ | A A A A A A A A A A A A A A A A A A A |
| 5 | | | OCDE | OCD even data I/O | | | | ΣΣ | Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z |
| 6 | | | OCDO | OCD odd data output | | | | 五百 | P2(5), M P0(1), M, V P0(1), M, V V V V V V V V V V V V V V V V V V V |
| 7 | Power | | V_{SS} | Ground connection [13] | | | | P2 P2 | 2 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
| 8 | I/O | M | P3[7] | | | | | 67 67 67 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
| 9 | I/O | M | P3[5] | | | N | 1, P4[7] 🕳 | 1 | 51 P2[0], W, AI |
| 10 | I/O | М | P3[3] | | | N. | л, Р4[5] = л, Р4[3] = | 2 | 50 P4[6], M |
| 11 | I/O | М | P3[1] | | | | и, Р4[3] — И, Р4[1] — | | 49 P4[4], M 48 P4[2], M |
| 12 | I/O | М | P5[7] | | | | OCDE = | 5 | 47 P4[0], M |
| 13 | I/O | М | P5[5] | | | | OCDO = | 6 | 46 XRES |
| 14 | I/O | М | P5[3] | | | Λ. | Vss = 1, P3[7] = | | 45 CCLK |
| 15 | I/O | М | P5[1] | | | | 1, P3[7] - 1, P3[5] - | | QFN 44 HCLK 43 P3[6], M |
| 16 | I/O | М | P1[7] | I ² C SCL | | | | 10 | (Top View) 42 = P3[4], M |
| 17 | I/O | М | P1[5] | I ² C SDA | | N | 4, P3[1] 📥 | 11 | 41 P3[2], M |
| 18 | I/O | М | P1[3] | | | | 1, P5[7] = 1, P5[5] = | | 40 P3[0], M |
| 19 | I/O | М | P1[1] | I ² C SCL, ISSP SCLK [14] | | | л, Р 5[3] — И, Р5[3] — | | 39 P P5[6], M 38 P P5[4], M |
| 20 | Power | | V _{SS} | Ground connection [13] | | N | 4, P5[1] 📥 | 15 | 37 P5[2], M |
| 21 | USB | | D+ | | | I2C SCL, N | l, P1[7] 🕳 | 16 | 36 P5[0], M |
| 22 | USB | | D- | | | 2C SDA, N | 1, P1[5] | 17 8 6 | 35 P1[6], M |
| 23 | Power | | V_{DD} | Supply voltage | | | ' | 77 | |
| 24 | I/O | | P7[7] | | | | | P1[3] P1[1] | Vss D + 0 D - Vdd P7[5] P7[6] P7[7] P7[7] P7[7] P7[1] P7[1] P7[1] P7[1] |
| 25 | I/O | | P7[6] | | | | | Σ. Ā. Ā. | |
| 26 | I/O | | P7[5] | | | | | - | 2C SDA, M, EXTCLK M, |
| 27 | I/O | | P7[4] | | | | | ISC SCL | 2C SDA, EXTGLK |
| 28 | I/O | | P7[3] | | | | | 12C | <u> </u> |
| 29 | I/O | | P7[2] | | | | | | |
| 30 | I/O | | P7[1] | | | | | | |
| 31 | I/O | | P7[0] | | 50 | I/O | М | P4[6] | |
| 32 | I/O | M | P1[0] | I ² C SDA, ISSP SDATA ^[14] | 51 | I/O | I, M | P2[0] | Direct switched capacitor block input |
| 33 | I/O | | P1[2] | TO OBJACTION OBJACT | 52 | I/O | I, M | P2[2] | Direct switched capacitor block input |
| 34 | I/O | M | P1[4] | Optional EXTCLK | 53 | I/O | M | P2[4] | External AGND input |
| 35 | 1/0 | M | P1[6] | Optional EXTOER | 54 | I/O | M | P2[6] | External VREF input |
| 36 | I/O | M | P5[0] | | 55 | I/O | I, M | P0[0] | Analog column mux input |
| 37 | I/O | | P5[2] | | 56 | I/O | I, M | P0[2] | Analog column mux input and column output |
| 38 | 1/0 | M | P5[4] | | 57 | 1/0 | I, M | P0[4] | Analog column mux input and column output |
| 39 | 1/0 | M | P5[6] | | 58 | 1/0 | I, M | P0[4] | Analog column mux input and column output Analog column mux input |
| 40 | 1/0 | M | P3[0] | | 59 | Power | 1, 141 | | Supply voltage |
| 41 | I/O | M | P3[0] | | 60 | Power | | V _{DD} | Ground connection [13] |
| | | | P3[4] | | 61 | 1 | I, M | V _{SS} P0[7] | Analog column mux input, integration input #1 |
| | 1/0 | M | P3[4] | | 62 | 1/0 | I/O, M | | Analog column mux input, integration input #1 Analog column mux input and column output, integration |
| 40 | 1/0 | IVI | اناورا | | 02 | " | 1/O, IVI | P0[5] | input #2 |
| 44 | | | HCLK | OCD high speed clock output | 63 | I/O | I/O, M | P0[3] | Analog column mux input and column output |
| 45 | | | CCLK | OCD CPU clock output | 64 | I/O | I, M | P0[1] | Analog column mux input |
| | Input | | XRES | Active high pin reset with internal pull-down | 65 | I/O | <u> </u> | | Analog column mux input |
| 46 | Input I/O | M | | Active High pin reset with internal pull-down | | | M | P2[7] | |
| 47 | | M | P4[0] | | 66 | 1/0 | M | P2[5] | Direct switched congeiter block input |
| | 1/0 | M | P4[2] | | 67 | 1/0 | I, M | P2[3] | Direct switched capacitor block input |
| 49 | I/O | M | P4[4] | = Output M = Analog Mux Input OCD = 0 | 68 | I/O | I, M | P2[1] | Direct switched capacitor block input |

LEGEND A = Analog, I = Input, O = Output, M = Analog Mux Input, OCD = On-Chip Debugger.

 ^{12.} The center pad on the QFN package should be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floated and not connected to any other signal.
 13. All V_{SS} pins should be brought out to one common GND plane.

^{14.} These are the ISSP pins, which are not High Z at POR. See the PSoC Technical Reference Manual for details.



100-Ball VFBGA Part Pinout

The 100-ball VFBGA part is for the CY8C24994 PSoC device.

Table 6. 100-Ball Part Pinout (VFBGA[15])

| Pin No. | Digital | Analog | Name | Description | Pin No. | Digital | Analog | Name | Description |
|------------|------------|----------------|-----------------|---|------------|---------|--------|-----------------|--|
| A1 | Powe | r | V_{SS} | Ground connection | F1 | | | NC | No connection. Pin must be left floating |
| A2 | Powe | r | V_{SS} | Ground connection | F2 | I/O | M | P5[7] | |
| A3 | | | NC | No connection. Pin must be left floating | F3 | I/O | M | P3[5] | |
| A4 | | | NC | No connection. Pin must be left floating | F4 | I/O | M | P5[1] | |
| A5 | | | NC | No connection. Pin must be left floating | F5 | Pow | er | V_{SS} | Ground connection |
| A6 | Powe | r | V_{DD} | Supply voltage | F6 | Pow | er | V_{SS} | Ground connection |
| A7 | | | NC | No connection. Pin must be left floating | F7 | I/O | M | P5[0] | |
| A8 | | | NC | No connection. Pin must be left floating | F8 | I/O | М | P3[0] | |
| A9 | Powe | r | V_{SS} | Ground connection | F9 | | • | XRES | Active high pin reset with internal pull-down |
| A10 | Powe | r | V_{SS} | Ground connection | F10 | I/O | | P7[1] | |
| B1 | Powe | r | V_{SS} | Ground connection | G1 | | • | NC | No connection. Pin must be left floating |
| B2 | Powe | r | V_{SS} | Ground connection | G2 | I/O | M | P5[5] | |
| B3 | I/O | I, M | P2[1] | Direct switched capacitor block input | G3 | I/O | М | P3[3] | |
| B4 | I/O | I, M | P0[1] | Analog column mux input | G4 | I/O | M | P1[7] | I ² C SCL |
| B5 | I/O | I, M | P0[7] | Analog column mux input | G5 | I/O | M | P1[1] | I ² C SCL, ISSP SCLK ^[16] |
| B6 | Powe | r | V _{DD} | Supply voltage | G6 | I/O | М | P1[0] | I ² C SDA, ISSP SDATA ^[16] |
| B7 | I/O | I, M | P0[2] | Analog column mux input | G7 | I/O | М | P1[6] | |
| B8 | I/O | I, M | P2[2] | Direct switched capacitor block input | G8 | I/O | М | P3[4] | |
| B9 | Powe | <u>ι΄</u> Γ | V _{SS} | Ground connection | G9 | I/O | М | P5[6] | |
| B10 | Powe | r | V _{SS} | Ground connection | G10 | I/O | | P7[2] | |
| C1 | | | NC | No connection. Pin must be left floating | H1 | | | NC | No connection. Pin must be left floating |
| C2 | I/O | М | P4[1] | | H2 | I/O | М | P5[3] | |
| C3 | I/O | M | P4[7] | | H3 | I/O | М | P3[1] | |
| C4 | I/O | M | P2[7] | | H4 | I/O | М | P1[5] | I ² C SDA |
| C5 | I/O | I/O, M | P0[5] | Analog column mux input and column output | H5 | I/O | М | P1[3] | |
| C6 | I/O | I, M | P0[6] | Analog column mux input | H6 | I/O | М | P1[2] | |
| C7 | I/O | I, M | P0[0] | Analog column mux input | H7 | I/O | М | P1[4] | Optional EXTCLK |
| C8 | I/O | I, M | P2[0] | Direct switched capacitor block input | H8 | I/O | M | P3[2] | Optional EXTOER |
| C9 | I/O | M | P4[2] | Birect Switched capacitor block input | H9 | 1/0 | M | P5[4] | |
| C10 | 1/0 | 1 | NC | No connection. Pin must be left floating | H10 | 1/0 | 101 | P7[3] | |
| D1 | | | NC | No connection. Pin must be left floating | J1 | Pow | er | V _{SS} | Ground connection |
| D2 | I/O | М | P3[7] | Two connections in must be left floating | J2 | Pow | | V _{SS} | Ground connection |
| D3 | I/O | M | P4[5] | | J3 | USB | | D+ | Ground connection |
| D4 | 1/0 | M | P2[5] | | J4 | USB | | D- | |
| D5 | 1/0 | I/O, M | P0[3] | Analog column mux input and column output | J5 | Pow | | V _{DD} | Supply voltage |
| D6 | 1/0 | I,M | P0[4] | Analog column mux input and column output | J6 | I/O | | P7[7] | Supply voltage |
| D7 | I/O | M | P2[6] | External VREF input | J7 | 1/0 | - | P7[0] | |
| D8 | 1/0 | M | P4[6] | External VICE Input | J8 | 1/0 | М | P5[2] | |
| D9 | 1/0 | M | P4[0] | | J9 | Pow | | | Ground connection |
| D9 D10 | 1/0 | IVI | NC | No connection. Pin must be left floating | J10 | Pow | | V _{SS} | Ground connection |
| E1 | | | | No connection. Pin must be left floating | 1/1 | Pow | | V _{SS} | Ground connection |
| | | | | | K1 | | | v _{SS} | |
| E2 | 1/0 | l N A | NC | No connection. Pin must be left floating | K2 K3 | Pow | ei | V _{SS} | Ground connection No connection. Pin must be left floating |
| E3 E4 | I/O I/O | M I, M | P4[3] P2[3] | Direct switched capacitor block input | K3 K4 | | | NC NC | No connection. Pin must be left floating No connection. Pin must be left floating |
| E5 | Powe | , | | Ground connection | K5 | Pow | or | | |
| E6 | Powe | | V _{SS} | Ground connection | K6 | I/O | CI CI | V _{DD} | Supply voltage |
| | | | V _{SS} | | | | | P7[6] | |
| E7 | 1/0 | M | P2[4] | External AGND input | K7 | 1/0 | | P7[5] | |
| E8 | 1/0 | M | P4[4] | | K8 | I/O | | P7[4] | Crayed connection |
| E9 | I/O | М | P3[6] | No connection Din must be left fleetier | K9 | Pow | | V _{SS} | Ground connection |
| E10 | | | NC | No connection. Pin must be left floating | K10 | Pow | er | V_{SS} | Ground connection |

 $\textbf{LEGEND} \ A = Analog, \ I = Input, \ O = Output, \ M = Analog \ Mux \ Input, \ NC = No \ connection. \ Pin \ must \ be \ left \ floating.$

Notes


Document Number: 38-12018 Rev. AM

^{15.} All V_{SS} pins should be brought out to one common GND plane.

^{16.} These are the ISSP pins, which are not High Z at POR. See the PSoC Technical Reference Manual for details.



Figure 8. CY8C24094 OCD (Not for Production)



BGA (Top View)



100-Ball VFBGA Part Pinout (On-Chip Debug)

The following 100-pin VFBGA part table and drawing is for the CY8C24094 OCD PSoC device.

Note This part is only used for in-circuit debugging. It is NOT available for production.

Table 7. 100-Ball Part Pinout (VFBGA[17])


| Pin No. | Digital | Analog | Name | Description | Pin No. | Digital | Analog | Name | Description |
|------------|---------|----------|-----------------|--|------------|---------|--------|-----------------|--|
| A1 | Powe | • | V _{SS} | Ground connection | F1 | | | OCDE | OCD even data I/O |
| A2 | Powe | r | V_{SS} | Ground connection | F2 | I/O | М | P5[7] | |
| А3 | | | NC | No connection. Pin must be left floating | F3 | I/O | М | P3[5] | |
| A4 | | | NC | No connection. Pin must be left floating | F4 | I/O | М | P5[1] | |
| A5 | | | NC | No connection. Pin must be left floating. | F5 | Pow | er | V_{SS} | Ground connection |
| A6 | Powe | r | V_{DD} | Supply voltage. | F6 | Pow | er | V_{SS} | Ground connection |
| A7 | | | NC | No connection. Pin must be left floating. | F7 | I/O | M | P5[0] | |
| A8 | | | NC | No connection. Pin must be left floating. | F8 | I/O | М | P3[0] | |
| A9 | Powe | r | V_{SS} | Ground connection | F9 | | • | XRES | Active high pin reset with internal pull-down |
| A10 | Powe | r | V_{SS} | Ground connection | F10 | I/O | | P7[1] | |
| B1 | Powe | r | V_{SS} | Ground connection | G1 | | • | OCDO | OCD odd data output |
| B2 | Powe | r | V_{SS} | Ground connection | G2 | I/O | М | P5[5] | |
| B3 | I/O | I, M | P2[1] | Direct switched capacitor block input | G3 | I/O | М | P3[3] | |
| B4 | I/O | I, M | P0[1] | Analog column mux input | G4 | I/O | М | P1[7] | I ² C SCL |
| B5 | I/O | I, M | P0[7] | Analog column mux input | G5 | I/O | М | P1[1] | I ² C SCL, ISSP SCLK ^[18] |
| B6 | Powe | r | V_{DD} | Supply voltage | G6 | I/O | М | P1[0] | I ² C SDA, ISSP SDATA ^[18] |
| В7 | I/O | I, M | P0[2] | Analog column mux input | G7 | I/O | М | P1[6] | |
| B8 | I/O | I, M | P2[2] | Direct switched capacitor block input | G8 | I/O | М | P3[4] | |
| B9 | Powe | r | V_{SS} | Ground connection | G9 | I/O | М | P5[6] | |
| B10 | Powe | r | V _{SS} | Ground connection | G10 | I/O | | P7[2] | |
| C1 | | | NC | No connection. Pin must be left floating | H1 | | 1 | NC | No connection. Pin must be left floating |
| C2 | I/O | М | P4[1] | <u> </u> | H2 | I/O | М | P5[3] | |
| C3 | I/O | М | P4[7] | | НЗ | I/O | М | P3[1] | |
| C4 | I/O | М | P2[7] | | H4 | I/O | М | P1[5] | I ² C SDA |
| C5 | I/O | I/O,M | P0[5] | Analog column mux input and column output | H5 | I/O | М | P1[3] | |
| C6 | I/O | I, M | P0[6] | Analog column mux input | H6 | I/O | М | P1[2] | |
| C7 | I/O | I, M | P0[0] | Analog column mux input | H7 | I/O | М | P1[4] | Optional EXTCLK |
| C8 | I/O | I, M | P2[0] | Direct switched capacitor block input | H8 | I/O | М | P3[2] | - Pro- |
| C9 | I/O | M | P4[2] | | H9 | I/O | М | P5[4] | |
| C10 | | <u> </u> | NC | No connection. Pin must be left floating | H10 | I/O | | P7[3] | |
| D1 | | | NC | No connection. Pin must be left floating | J1 | Pow | er | V _{SS} | Ground connection |
| D2 | I/O | М | P3[7] | , | J2 | Pow | | V _{SS} | Ground connection |
| D3 | I/O | М | P4[5] | | J3 | USB | | D+ | |
| D4 | I/O | М | P2[5] | | J4 | USB | | D- | |
| D5 | I/O | I/O, M | P0[3] | Analog column mux input and column output | J5 | Pow | er | V_{DD} | Supply voltage |
| D6 | I/O | I, M | P0[4] | Analog column mux input | J6 | I/O | 1 | P7[7] | |
| D7 | I/O | M | P2[6] | External VREF input | J7 | I/O | | P7[0] | |
| D8 | I/O | М | P4[6] | The second secon | J8 | I/O | М | P5[2] | |
| D9 | I/O | M | P4[0] | | J9 | Pow | | V _{SS} | Ground connection |
| D10 | | <u>I</u> | CCLK | OCD CPU clock output | J10 | Pow | | V _{SS} | Ground connection |
| E1 | | | NC | No connection. Pin must be left floating | K1 | Pow | | V _{SS} | Ground connection |
| E2 | | | NC | No connection. Pin must be left floating | K2 | Pow | | V _{SS} | Ground connection |
| E3 | I/O | М | P4[3] | | K3 | 1 | | NC | No connection. Pin must be left floating |
| E4 | I/O | I, M | P2[3] | Direct switched capacitor block input | K4 | | | NC | No connection. Pin must be left floating |
| E5 | Powe | , | V _{SS} | Ground connection | K5 | Pow | er | V _{DD} | Supply voltage |
| E6 | Powe | | V _{SS} | Ground connection | K6 | I/O | | P7[6] | 11,7 1 101 |
| E7 | I/O | М | P2[4] | External AGND input | K7 | I/O | 1 | P7[5] | |
| E8 | I/O | M | P4[4] | | K8 | I/O | | P7[4] | |
| E9 | I/O | M | P3[6] | | K9 | Pow | er | V _{SS} | Ground connection |
| E10 | 1 | | HCLK | OCD high speed clock output | K10 | Pow | | V _{SS} | Ground connection |
| | | | | 2L | | 1 | - ' | . 00 | |

LEGEND A = Analog, I = Input, O = Output, M = Analog Mux Input, NC = No connection. Pin must be left floating, OCD = On-Chip Debugger.

<sup>Notes
17. All V_{SS} pins should be brought out to one common GND plane.
18. These are the ISSP pins, which are not High Z at POR. See the PSoC Technical Reference Manual for details.</sup>



Figure 9. CY8C24094 OCD (Not for Production)



BGA (Top View)



100-Pin Part Pinout (On-Chip Debug)

The 100-pin TQFP part is for the CY8C24094 OCD PSoC device.

Note: This part is only used for in-circuit debugging. It is NOT available for production.

Table 8. 100-Pin Part Pinout (TQFP[19])

| Pin No. | Digital | Analog | Name | Description | Pin No. | Digital | Analog | Name | Description |
|------------|---------|--------|-----------------|---|------------|---------|----------------|-----------------------|--|
| 1 | | | NC | No connection. Pin must be left floating | 51 | I/O | М | P1[6] | |
| 2 | | | NC | No connection. Pin must be left floating | 52 | I/O | M | P5[0] | |
| 3 | I/O | I, M | P0[1] | Analog column mux input | 53 | I/O | M | P5[2] | |
| 4 | I/O | M | P2[7] | | 54 | I/O | M | P5[4] | |
| 5 | I/O | M | P2[5] | | 55 | I/O | M | P5[6] | |
| 6 | I/O | I, M | P2[3] | Direct switched capacitor block input | 56 | I/O | М | P3[0] | |
| 7 | I/O | I, M | P2[1] | Direct switched capacitor block input | 57 | I/O | M | P3[2] | |
| 8 | I/O | M | P4[7] | | 58 | I/O | M | P3[4] | |
| 9 | I/O | M | P4[5] | | 59 | I/O | M | P3[6] | |
| 10 | I/O | M | P4[3] | | 60 | | | HCLK | OCD high speed clock output |
| 11 | I/O | М | P4[1] | | 61 | | | CCLK | OCD CPU clock output |
| 12 | | | OCDE | OCD even data I/O | 62 | Input | | XRES | Active high pin reset with internal pull-down |
| 13 | | | OCDO | OCD odd data output | 63 | I/O | M | P4[0] | |
| 14 | | | NC | No connection. Pin must be left floating | 64 | I/O | М | P4[2] | |
| 15 | Powe | r | V _{SS} | Ground connection | 65 | Powe | er | V _{SS} | Ground connection |
| 16 | I/O | М | P3[7] | | 66 | I/O | M | P4[4] | |
| 17 | I/O | М | P3[5] | | 67 | I/O | М | P4[6] | |
| 18 | I/O | М | P3[3] | | 68 | I/O | I, M | P2[0] | Direct switched capacitor block input |
| 19 | I/O | M | P3[1] | | 69 | I/O | I, M | P2[2] | Direct switched capacitor block input |
| 20 | I/O | M | P5[7] | | 70 | I/O | | P2[4] | External AGND input |
| 21 | I/O | M | P5[5] | | 71 | | | NC | No connection. Pin must be left floating |
| 22 | I/O | M | P5[3] | | 72 | I/O | | P2[6] | External VREF input |
| 23 | I/O | M | P5[1] | | 73 | | | NC | No connection. Pin must be left floating |
| 24 | I/O | M | P1[7] | I ² C SCL | 74 | I/O | Tı . | P0[0] | Analog column mux input |
| 25 | 1// 0 | 1 141 | NC | No connection. Pin must be left floating | 75 | 11/0 | <u> </u> | NC | No connection. Pin must be left floating |
| 26 | | | NC | No connection. Pin must be left floating | 76 | | | NC | No connection. Pin must be left floating |
| 27 | | | NC | No connection. Pin must be left floating | 77 | I/O | I, M | P0[2] | Analog column mux input and column output |
| 28 | I/O | l | P1[5] | I ² C SDA | 78 | "" | 1, 1V1 | NC | No connection. Pin must be left floating |
| 29 | I/O | | P1[3] | 1 C CB/N | 79 | I/O | I, M | P0[4] | Analog column mux input and column output |
| 30 | I/O | | P1[1] | Crystal (XTALin), I ² C SCL, ISSP SCLK ^[20] | 80 | 1/0 | 1, IVI | NC | No connection. Pin must be left floating |
| 31 | 1/0 | | NC | No connection. Pin must be left floating | 81 | I/O | I, M | P0[6] | Analog column mux input |
| 32 | Powe | | | Ground connection | 82 | Powe | | | · · · · · · · · · · · · · · · · · · · |
| 33 | USB | | V _{SS} | Ground connection | 83 | Fowe | <u> </u> | V _{DD} NC | Supply voltage No connection. Pin must be left floating |
| 34 | USB | | D- | | 84 | Daves | | | Ground connection |
| | Powe | | | Cumply voltage | 85 | Powe | ! ! | V _{SS} NC | |
| 35 | | l I | V _{DD} | Supply voltage | | | | | No connection. Pin must be left floating |
| 36 | 1/0 | | P7[7] | | 86 | | | NC | No connection. Pin must be left floating |
| 37 | 1/0 | | P7[6] | | 87 | | | NC | No connection. Pin must be left floating |
| 38 | 1/0 | | P7[5] | | 88 | | | NC | No connection. Pin must be left floating |
| 39 | 1/0 | | P7[4] | | 89 | | | NC | No connection. Pin must be left floating |
| 40 | 1/0 | | P7[3] | | 90 | | | NC | No connection. Pin must be left floating |
| 41 | 1/0 | | P7[2] | | 91 | | | NC | No connection. Pin must be left floating |
| 42 | I/O | | P7[1] | | 92 | | | NC | No connection. Pin must be left floating |
| 43 | I/O | | P7[0] | | 93 | | | NC | No connection. Pin must be left floating |
| 44 | | | NC | No connection. Pin must be left floating | 94 | | | NC | No connection. Pin must be left floating |
| 45 | | | NC | No connection. Pin must be left floating | 95 | I/O | I, M | P0[7] | Analog column mux input |
| 46 | | | NC | No connection. Pin must be left floating | 96 | | | NC | No connection. Pin must be left floating |
| 47 | | | NC | No connection. Pin must be left floating | 97 | I/O | I/O, M | P0[5] | Analog column mux input and column output |
| 48 | I/O | | P1[0] | Crystal (XTALout), I2C SDA, ISSP SDATA ^[20] | 98 | | | NC | No connection. Pin must be left floating |
| 49 | I/O | | P1[2] | | 99 | I/O | I/O, M | P0[3] | Analog column mux input and column output |
| 50 | I/O | | P1[4] | Optional EXTCLK | 100 | | | NC | No connection. Pin must be left floating |
| | | | | | | | | | |

LEGEND A = Analog, I = Input, O = Output, NC = No connection. Pin must be left floating, M = Analog Mux Input, OCD = On-Chip Debugger.

^{19.} All V_{SS} pins should be brought out to one common GND plane.
20. These are the ISSP pins, which are not High Z at POR. See the PSoC Technical Reference Manual for details.






Figure 10. CY8C24094 OCD (Not for Production)



Register Reference

This section lists the registers of the CY8C24x94 PSoC device family. For detailed register information, see the *PSoC Technical Reference Manual*.

Register Conventions

The register conventions specific to this section are listed in the following table.

| Convention | Description |
|------------|------------------------------|
| R | Read register or bit(s) |
| W | Write register or bit(s) |
| L | Logical register or bit(s) |
| С | Clearable register or bit(s) |
| # | Access is bit specific |

Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks, Bank 0 and Bank 1. The XOI bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XOI bit is set to 1, the user is in Bank 1.

Note: In the following register mapping tables, blank fields are Reserved and should not be accessed.



Register Map Bank 0 Table: User Space

| Name | Addr (0, Hex) | | Name | Addr (0, Hex) | Access | Name | Addr (0, Hex) | Access | Name | Addr (0, Hex) | Access |
|----------|---------------|--|----------------------|---------------|---------|----------------------|---------------|--------|----------|---------------|---------|
| PRT0DR | 00 | RW | PMA0_DR | 40 | RW | ASC10CR0 | 80 | RW | | C0 | |
| PRT0IE | 01 | RW | PMA1_DR | 41 | RW | ASC10CR1 | 81 | RW | | C1 | |
| PRT0GS | 02 | RW | PMA2_DR | 42 | RW | ASC10CR2 | 82 | RW | | C2 | |
| PRT0DM2 | 03 | RW | PMA3_DR | 43 | RW | ASC10CR3 | 83 | RW | | C3 | |
| PRT1DR | 04 | RW | PMA4_DR | 44 | RW | ASD11CR0 | 84 | RW | | C4 | |
| PRT1IE | 05 | RW | PMA5_DR | 45 | RW | ASD11CR1 | 85 | RW | | C5 | |
| PRT1GS | 06 | RW | PMA6_DR | 46 | RW | ASD11CR2 | 86 | RW | | C6 | |
| PRT1DM2 | 07 | RW | PMA7_DR | 47 | RW | ASD11CR3 | 87 | RW | | C7 | |
| PRT2DR | 08 | RW | USB_SOF0 | 48 | R | | 88 | | | C8 | |
| PRT2IE | 09 | RW | USB_SOF1 | 49 | R | | 89 | | | C9 | |
| PRT2GS | 0A | RW | USB_CR0 | 4A | RW | | 8A | | | CA | |
| PRT2DM2 | 0B | RW | USBI/O_CR0 | 4B | # | | 8B | | | СВ | |
| PRT3DR | 0C | RW | USBI/O_CR1 | 4C | RW | | 8C | | | CC | |
| PRT3IE | 0D | RW | | 4D | | | 8D | | | CD | |
| PRT3GS | 0E | RW | EP1 CNT1 | 4E | # | | 8E | | | CE | |
| PRT3DM2 | 0F | RW | EP1 CNT | 4F | RW | | 8F | | | CF | |
| PRT4DR | 10 | RW | EP2 CNT1 | 50 | # | ASD20CR0 | 90 | RW | CUR PP | D0 | RW |
| PRT4IE | 11 | RW | EP2 CNT | 51 | RW | ASD20CR1 | 91 | RW | STK PP | D1 | RW |
| PRT4GS | 12 | RW | EP3 CNT1 | 52 | # | ASD20CR2 | 92 | RW | 011.01 | D2 | |
| PRT4DM2 | 13 | RW | EP3 CNT | 53 | RW | ASD20CR3 | 93 | RW | IDX PP | D3 | RW |
| PRT5DR | 14 | RW | EP4 CNT1 | 54 | # | ASC21CR0 | 94 | RW | MVR PP | D4 | RW |
| PRT5IE | 15 | RW | EP4_CNT | 55 | # RW | ASC21CR0 ASC21CR1 | 95 | RW | MVW PP | D5 | RW |
| PRT5GS | 16 | RW | EP0 CR | 56 | # | ASC21CR1 | 96 | RW | I2C CFG | D6 | RW |
| PRT5DM2 | 17 | RW | EPO_CK | 57 | # | ASC21CR2 ASC21CR3 | 97 | RW | I2C_CFG | D7 | # |
| PRIBUNZ | 18 | rvv | EP0_CN1 | 58 | # RW | ASCZICKS | 98 | KVV | I2C_SCR | D8 | # RW |
| | 19 | | _ | 59 | | | | | _ | D8 | |
| | - | | EP0_DR1 | | RW | | 99 | | I2C_MSCR | - | # |
| | 1A | | EP0_DR2 | 5A | RW | | 9A | | INT_CLR0 | DA | RW |
| | 1B | | EP0_DR3 | 5B | RW | | 9B | | INT_CLR1 | DB | RW |
| PRT7DR | 1C | RW | EP0_DR4 | 5C | RW | | 9C | | INT_CLR2 | DC | RW |
| PRT7IE | 1D | RW | EP0_DR5 | 5D | RW | | 9D | | INT_CLR3 | DD | RW |
| PRT7GS | 1E | RW | EP0_DR6 | 5E | RW | | 9E | | INT_MSK3 | DE | RW |
| PRT7DM2 | 1F | RW | EP0_DR7 | 5F | RW | | 9F | | INT_MSK2 | DF | RW |
| DBB00DR0 | 20 | # | AMX_IN | 60 | RW | | A0 | | INT_MSK0 | E0 | RW |
| DBB00DR1 | 21 | W | AMUXCFG | 61 | RW | | A1 | | INT_MSK1 | E1 | RW |
| DBB00DR2 | 22 | RW | | 62 | | | A2 | | INT_VC | E2 | RC |
| DBB00CR0 | 23 | # | ARF_CR | 63 | RW | | A3 | | RES_WDT | E3 | W |
| DBB01DR0 | 24 | # | CMP_CR0 | 64 | # | | A4 | | DEC_DH | E4 | RC |
| DBB01DR1 | 25 | W | ASY_CR | 65 | # | | A5 | | DEC_DL | E5 | RC |
| DBB01DR2 | 26 | RW | CMP_CR1 | 66 | RW | | A6 | | DEC_CR0 | E6 | RW |
| DBB01CR0 | 27 | # | | 67 | | | A7 | | DEC_CR1 | E7 | RW |
| DCB02DR0 | 28 | # | | 68 | | MUL1_X | A8 | W | MUL0_X | E8 | W |
| DCB02DR1 | 29 | W | | 69 | | MUL1_Y | A9 | W | MUL0_Y | E9 | W |
| DCB02DR2 | 2A | RW | | 6A | | MUL1 DH | AA | R | MUL0 DH | EA | R |
| DCB02CR0 | 2B | # | | 6B | | MUL1 DL | AB | R | MUL0 DL | EB | R |
| DCB03DR0 | 2C | # | TMP_DR0 | 6C | RW | ACC1_DR1 | AC | RW | ACC0_DR1 | EC | RW |
| DCB03DR1 | 2D | W | TMP_DR1 | 6D | RW | ACC1_DR0 | AD | RW | ACC0_DR0 | ED | RW |
| DCB03DR2 | 2E | RW | TMP_DR2 | 6E | RW | ACC1 DR3 | AE | RW | ACC0_DR3 | EE | RW |
| DCB03CR0 | 2F | # | TMP_DR3 | 6F | RW | ACC1 DR2 | AF | RW | ACC0 DR2 | EF | RW |
| | 30 | † | ACB00CR3 | 70 | RW | RDI0RI | B0 | RW | 1- 1- | F0 | |
| | 31 | † | ACB00CR0 | 71 | RW | RDI0SYN | B1 | RW | | F1 | |
| | 32 | - | ACB00CR1 | 72 | RW | RDIOIS | B2 | RW | | F2 | |
| | 33 | | ACB00CR2 | 73 | RW | RDI0LT0 | B3 | RW | | F3 | |
| | 34 | | ACB01CR3 | 74 | RW | RDI0LT1 | B4 | RW | | F4 | |
| | 35 | - | ACB01CR3 | 75 | RW | RDI0RO0 | B5 | RW | | F5 | |
| | 36 | - | ACB01CR0 ACB01CR1 | 76 | RW | RDI0RO1 | B6 | RW | | F6 | |
| | | | | | | RDIURUT | | LYAA | CDLLE | F7 | DI |
| | 37 | | ACB01CR2 | 77 | RW | | B7 | | CPU_F | | RL |
| | 38 | | | 78 | | | B8 | | | F8 | |
| | 39 | | | 79 | | | B9 | | | F9 | |
| | 3A | | | 7A | | | BA | | | FA | |
| | 3B | | | 7B | | | BB | | | FB | |
| | 3C | | | 7C | | | BC | | | FC | |
| | 3D | | | 7D | | | BD | | DAC_D | FD | RW |
| | 3E | | | 7E | | | BE | | CPU_SCR1 | FE | # |
| | 3F | | I | 7F | l | | BF | | CPU SCR0 | FF | # |

Blank fields are reserved and should not be accessed.

Access is bit specific.



Register Map Bank 1 Table: Configuration Space

| | | | . Comigurat | | | N | A data (4. 11) | | Mana | A data (4. 11) | |
|-----------------|---------------|--------------|-----------------|------------------|--------------|----------------------|----------------|--------------|--------------------------|----------------|--------------|
| Name PRT0DM0 | Addr (1, Hex) | Access RW | Name PMA0 WA | 40 Addr (1, Hex) | Access RW | Name ASC10CR0 | Addr (1, Hex) | Access RW | Name USBI/O CR2 | Addr (1, Hex) | Access RW |
| PRT0DM1 | 01 | RW | PMA1 WA | 41 | RW | ASC10CR0 | 81 | RW | USB_CR1 | C1 | # |
| PRT0IC0 | 02 | RW | PMA2 WA | 42 | RW | ASC10CR1 | 82 | RW | USB_CK1 | Ci | # |
| PRT0IC1 | 03 | RW | PMA3_WA | 43 | RW | ASC10CR3 | 83 | RW | | | |
| PRT1DM0 | 03 | RW | PMA4 WA | 44 | RW | ASD11CR0 | 84 | RW | EP1 CR0 | C4 | # |
| PRT1DM1 | 05 | RW | PMA5_WA | 45 | RW | ASD11CR1 | 85 | RW | EP2 CR0 | C5 | # |
| PRT1IC0 | 06 | RW | PMA6 WA | 46 | RW | ASD11CR2 | 86 | RW | EP3 CR0 | C6 | # |
| PRT1IC1 | 07 | RW | PMA7 WA | 47 | RW | ASD11CR3 | 87 | RW | EP4 CR0 | C7 | # |
| PRT2DM0 | 08 | RW | FIVIA7_VVA | 48 | IZVV | ASDITORS | 88 | IZVV | EF4_CRU | C8 | # |
| PRT2DM1 | 09 | RW | | 49 | | | 89 | | | C9 | |
| PRT2IC0 | 0A | RW | | 49 4A | | | 8A | | | CA | |
| PRT2IC1 | 0B | RW | | 4B | | | 8B | | | CB | |
| PRT3DM0 | 0C | RW | | 4C | | | 8C | | | CC | |
| PRT3DM1 | 0D | RW | | 4D | | | 8D | | | CD | |
| PRT3IC0 | 0E | RW | | 4E | | | 8E | | | CE | |
| PRT3IC1 | 0F | RW | | 4E 4F | | | 8F | | | CF | |
| PRT4DM0 | 10 | RW | PMA0 RA | 50 | RW | | 90 | | CDL O IN | D0 | RW |
| PRT4DM1 | 11 | RW | PMA1 RA | 51 | RW | ASD20CR1 | 91 | RW | GDI_O_IN GDI E IN | D1 | RW |
| PRT4IC0 | 12 | RW | PMA1_RA PMA2_RA | 52 | RW | ASD20CR1 | 92 | RW | GDI_E_IN | D2 | RW |
| PRT4IC1 | 13 | RW | PMA3 RA | 53 | RW | ASD20CR2 ASD20CR3 | 93 | RW | GDI_O_OU | D3 | RW |
| PRT5DM0 | 14 | RW | PMA4_RA | 54 | RW | ASC21CR0 | 94 | RW | GDI_E_OU | D3 | KVV |
| PRT5DM1 | 15 | RW | | 55 | RW | ASC21CR0 | 95 | RW | | D5 | |
| | | | PMA5_RA | | | | | | | | |
| PRT5IC0 | 16 | RW | PMA6_RA | 56 | RW | ASC21CR2 | 96 | RW | | D6 | |
| PRT5IC1 | 17 | RW | PMA7_RA | 57 | RW | ASC21CR3 | 97 | RW | MUN ODO | D7 | DIM |
| | 18 | | | 58 | | | 98 | | MUX_CR0 | D8 | RW |
| | 19 | | | 59 | | | 99 | | MUX_CR1 | D9 | RW |
| | 1A | | | 5A | | | 9A | | MUX_CR2 | DA | RW |
| DDTTDIA | 1B | DIM | | 5B | | | 9B | | MUX_CR3 | DB | RW |
| PRT7DM0 | 1C | RW | | 5C | | | 9C | | 000 00 511 | DC | DW |
| PRT7DM1 | 1D | RW | | 5D | | | 9D | | OSC_GO_EN | DD | RW |
| PRT7IC0 | 1E | RW | | 5E | | | 9E | | OSC_CR4 | DE | RW |
| PRT7IC1 | 1F | RW | 011/ 000 | 5F | 5)4/ | | 9F | | OSC_CR3 | DF | RW |
| DBB00FN | 20 | RW | CLK_CR0 | 60 | RW | | A0 | | OSC_CR0 | E0 | RW |
| DBB00IN | 21 | RW | CLK_CR1 | 61 | RW | | A1 | | OSC_CR1 | E1 | RW |
| DBB00OU | 22 | RW | ABF_CR0 | 62 | RW | | A2 | | OSC_CR2 | E2 | RW |
| DDDOJENI | 23 | DIM | AMD_CR0 | 63 | RW | | A3 | | VLT_CR | E3 | RW |
| DBB01FN | 24 | RW | CMP_GO_EN | 64 | RW | | A4 | | VLT_CMP | E4 | R |
| DBB01IN | 25 | RW | 444D 0D4 | 65 | 5)4/ | | A5 | | | E5 | |
| DBB01OU | 26 | RW | AMD_CR1 | 66 | RW | | A6 | | | E6 | |
| DODOGENI | 27 | DIM | ALT_CR0 | 67 | RW | | A7 | | 1140 TD | E7 | 147 |
| DCB02FN | 28 | RW | | 68 | | | A8 | | IMO_TR | E8 | W |
| DCB02IN | 29 | RW | | 69 | | | A9 | | ILO_TR | E9 | W |
| DCB02OU | 2A | RW | | 6A | | | AA | | BDG_TR | EA | RW |
| DODOGENI | 2B | DIM | THE DES | 6B | 5)4/ | | AB | | ECO_TR | EB | W |
| DCB03FN | 2C | RW | TMP_DR0 | 6C | RW | | AC | | MUX_CR4 | EC | RW |
| DCB03IN | 2D | RW | TMP_DR1 | 6D | RW | | AD | | MUX_CR5 | ED | RW |
| DCB03OU | 2E | RW | TMP_DR2 | 6E | RW | | AE | | | EE | |
| | 2F | | TMP_DR3 | 6F | RW | DDIADI | AF | 514/ | | EF | |
| | 30 | | ACB00CR3 | 70 | RW | RDI0RI | B0 | RW | | F0 | |
| | 31 | | ACB00CR0 | 71 | RW | RDI0SYN | B1 | RW | | F1 | |
| | 32 | | ACB00CR1 | 72 | RW | RDI0IS | B2 | RW | | F2 | |
| | 33 | | ACB00CR2 | 73 | RW | RDI0LT0 | B3 | RW | | F3 | |
| | 34 | | ACB01CR3 | 74 | RW | RDI0LT1 | B4 | RW | | F4 | |
| | 35 | | ACB01CR0 | 75 | RW | RDI0RO0 | B5 | RW | | F5 | |
| | 36 | | ACB01CR1 | 76 | RW | RDI0RO1 | B6 | RW | ODIL 5 | F6 | L |
| | 37 | | ACB01CR2 | 77 | RW | | B7 | | CPU_F | F7 | RL |
| | 38 | | | 78 | | | B8 | | | F8 | ļ |
| | 39 | | | 79 | | | B9 | | | F9 | ļ |
| | 3A | | | 7A | | | BA | | | FA | ļ |
| | 3B | | | 7B | | | BB | | | FB | |
| | | | | 7C | 1 | I | BC | | | FC | |
| | 3C | | | | | | | | | | |
| | 3D | | | 7D | | | BD | | DAC_CR | FD | RW |
| | | | | | | | BD BE BF | | DAC_CR CPU_SCR1 CPU_SCR0 | FD FE FF | RW # |



Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C24x94 PSoC device family. For the most up-to-date electrical specifications, confirm that you have the most recent datasheet by visiting http://www.cypress.com.

Specifications are valid for –40 °C \leq T_A \leq 85 °C and T_J \leq 100 °C, except where noted. Specifications for devices running at greater than 12 MHz are valid for –40 °C \leq T_A \leq 70 °C and T_J \leq 82 °C.




Figure 11. Voltage Versus CPU Frequency

Absolute Maximum Ratings

Table 9. Absolute Maximum Ratings

| Parameter | Description | Min | Тур | Max | Units | Notes |
|-----------------------|---|-------------------------|-----|-------------------------|-------|--|
| T _{STG} | Storage temperature | - 55 | 25 | +100 | °C | Higher storage temperatures reduces data retention time. Recommended storage temperature is +25 °C ± 25 °C. Extended duration storage temperatures higher than 65 °C degrades reliability. |
| Т _{ВАКЕТЕМР} | Bake temperature | _ | 125 | See package label | °C | |
| t _{BAKETIME} | Bake time | See package label | - | 72 | Hours | |
| T _A | Ambient temperature with power applied | -40 | _ | +85 | °C | |
| V_{DD} | Supply voltage on V _{DD} relative to V _{SS} | -0.5 | - | +6.0 | V | |
| V _{I/O} | DC input voltage | $V_{SS} - 0.5$ | - | $V_{DD} + 0.5$ | V | |
| V _{I/O2} | DC voltage applied to tristate | $V_{SS} - 0.5$ | - | $V_{DD} + 0.5$ | V | |
| I _{MI/O} | Maximum current into any port pin | -25 | _ | +50 | mA | |
| I _{MAI/O} | Maximum current into any port pin configured as analog driver | -50 | _ | +50 | mA | |
| ESD | Electrostatic discharge voltage | 2000 | _ | _ | V | Human body model ESD. |
| LU | Latch-up current | | _ | 200 | mA | |

Document Number: 38-12018 Rev. AM Page 22 of 72



Operating Temperature

Table 10. Operating Temperature

| Parameter | Description | Min | Тур | Max | Units | Notes |
|-------------------|-------------------------------|-----|-----|------|-------|---|
| T _A | Ambient temperature | -40 | _ | +85 | °C | |
| T _{AUSB} | Ambient temperature using USB | -10 | _ | +85 | °C | |
| TJ | Junction temperature | -40 | _ | +100 | °C | The temperature rise from ambient to junction is package specific. See Thermal Impedance on page 49. The user must limit the power consumption to comply with this requirement. |

DC Electrical Characteristics

DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, respectively. Typical parameters are measured at 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 11. DC Chip-Level Specifications

| Parameter | Description | Min | Тур | Max | Units | Notes |
|------------------|---|-----|-----|------|-------|--|
| V_{DD} | Supply voltage | 3.0 | - | 5.25 | V | See DC POR and LVD specifications, Table 22 on page 38. |
| I _{DD5} | Supply current, IMO = 24 MHz (5 V) | ı | 14 | 27 | mA | Conditions are V_{DD} = 5.0 V, T_A = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off. |
| I _{DD3} | Supply current, IMO = 24 MHz (3.3 V) | ı | 8 | 14 | mA | Conditions are V_{DD} = 3.3 V, T_A = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.367 kHz, analog power = off. |
| I _{SB} | Sleep [21] (mode) current with POR, LVD, sleep timer, and WDT.[22] | 1 | 3 | 6.5 | μΑ | Conditions are with internal slow speed oscillator, V_{DD} = 3.3 V, -40 °C \leq T _A \leq 55 °C, analog power = off. |
| I _{SBH} | Sleep (mode) current with POR, LVD, Sleep Timer, and WDT at high temperature. ^[22] | _ | 4 | 25 | μΑ | Conditions are with internal slow speed oscillator, V_{DD} = 3.3 V, 55 °C < $T_A \le 85$ °C, analog power = off. |

Document Number: 38-12018 Rev. AM Page 23 of 72

 ^{21.} Errata: When the device is operating at 4.75 V to 5.25 V and the 3.3 V regulator is enabled, a short low pulse may be created on the DP signal line during device wake-up. The 15-20 µs low pulse of the DP line may be interpreted by the host computer as a deattach or the beginning of a wake-up. More details in "Errata" on page 64.
 22. Standby current includes all functions (POR, LVD, WDT, Sleep Time) needed for reliable system operation. This should be compared with devices that have similar functions enabled.



DC GPIO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^\circ\text{C} \le T_\text{A} \le 85~^\circ\text{C}$, or 3.0 V to 3.6 V and $-40~^\circ\text{C} \le T_\text{A} \le 85~^\circ\text{C}$, respectively. Typical parameters are measured at 5 V and 3.3 V at 25 $^\circ\text{C}$ and are for design guidance only.

Table 12. DC GPIO Specifications

| Parameter | Description | Min | Тур | Max | Units | Notes |
|------------------|-----------------------------------|-----------------------|-----|------|-------|--|
| R _{PU} | Pull-up resistor | 4 | 5.6 | 8 | kΩ | |
| R _{PD} | Pull-down resistor | 4 | 5.6 | 8 | kΩ | |
| V _{OH} | High output level | V _{DD} – 1.0 | 1 | _ | V | $\begin{split} &I_{OH} = 10 \text{ mA}, V_{DD} = 4.75 \text{ V to } 5.25 \text{ V and} \\ &-40 \text{ °C} \leq T_{A} \leq 85 \text{ °C}, \text{ or} \\ &V_{DD} = 3.0 \text{ V to } 3.6 \text{ V and} \\ &-40 \text{ °C} \leq T_{A} \leq 85 \text{ °C} \\ &(8 \text{ total loads, } 4 \text{ on even port pins (for example, P0[2], P1[4]), } 4 \text{ on odd port pins (for example, P0[3], P1[5]))}. 80 \text{ mA} \\ &\text{maximum combined } I_{OH} \text{ budget.} \end{split}$ |
| V _{OL} | Low output level | - | - | 0.75 | V | $\begin{split} &I_{OL} = 25 \text{ mA}, \text{ V}_{DD} = 4.75 \text{ V to } 5.25 \text{ V} \\ &\text{and } -40 \text{ °C} \leq T_{A} \leq 85 \text{ °C}, \text{ or} \\ &V_{DD} = 3.0 \text{ V to } 3.6 \text{ V and} \\ &-40 \text{ °C} \leq T_{A} \leq 85 \text{ °C} \\ &(8 \text{ total loads, } 4 \text{ on even port pins (for example, P0[2], P1[4]), } 4 \text{ on odd port pins (for example, P0[3], P1[5])). } 200 \text{ mA} \\ &\text{maximum combined } I_{OL} \text{ budget.} \end{split}$ |
| I _{OH} | High level source current | 10 | _ | _ | mA | $V_{OH} = V_{DD} - 1.0 \text{ V}$, see the limitations of the total current in the note for V_{OH} |
| I _{OL} | Low level sink current | 25 | _ | _ | mA | V_{OL} = 0.75 V, see the limitations of the total current in the note for V_{OL} |
| V_{IL} | Input low level | _ | - | 8.0 | V | V _{DD} = 3.0 to 5.25. |
| V _{IH} | Input high level | 2.1 | _ | | V | V _{DD} = 3.0 to 5.25. |
| V _H | Input hysterisis | - | 60 | _ | mV | |
| I _{IL} | Input leakage (absolute value) | _ | 1 | _ | nA | Gross tested to 1 μA. |
| C _{IN} | Capacitive load on pins as input | - | 3.5 | 10 | pF | Package and pin dependent. Temp = 25 °C. |
| C _{OUT} | Capacitive load on pins as output | - | 3.5 | 10 | pF | Package and pin dependent. Temp = 25 °C. |



DC Full Speed USB Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-10~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-10~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, respectively. Typical parameters are measured at 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 13. DC Full Speed (12 Mbps) USB Specifications

| Parameter | Description | Min | Тур | Max | Units | Notes |
|-------------------|--------------------------------------|-----|-----|-----|-------|---|
| USB Interfa | ce | | | | • | |
| V _{DI} | Differential input sensitivity | 0.2 | _ | - | V | (D+) – (D–) |
| V _{CM} | Differential input common mode range | 0.8 | - | 2.5 | V | |
| V _{SE} | Single ended receiver threshold | 0.8 | - | 2.0 | V | |
| C _{IN} | Transceiver capacitance | _ | _ | 20 | pF | |
| I _{I/O} | High Z state data line leakage | -10 | _ | 10 | μA | 0 V < V _{IN} < 3.3 V. |
| R _{EXT} | External USB series resistor | 23 | _ | 25 | Ω | In series with each USB pin. |
| V _{UOH} | Static output high, driven | 2.8 | _ | 3.6 | V | 15 k Ω ± 5% to ground. Internal pull-up enabled. |
| V _{UOHI} | Static output high, idle | 2.7 | _ | 3.6 | V | 15 k Ω ± 5% to ground. Internal pull-up enabled. |
| V _{UOL} | Static output low | - | _ | 0.3 | V | 15 k Ω ± 5% to ground. Internal pull-up enabled. |
| Z _O | USB driver output impedance | 28 | _ | 44 | Ω | Including R _{EXT} resistor. |
| V _{CRS} | D+/D- crossover voltage | 1.3 | - | 2.0 | V | |

Document Number: 38-12018 Rev. AM Page 25 of 72



DC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, respectively. Typical parameters are measured at 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

The operational amplifier is a component of both the analog continuous time PSoC blocks and the analog switched capacitor PSoC blocks. The guaranteed specifications are measured in the analog continuous time PSoC block.

Table 14. 5-V DC Operational Amplifier Specifications

| Parameter | Description | Min | Тур | Max | Units | Notes |
|----------------------|--|--|---|--|--|---|
| V _{OSOA} | Input offset voltage (absolute value) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high | - - - | 1.6 1.3 1.2 | 10 8 7.5 | mV mV mV | |
| TCV _{OSOA} | Average input offset voltage drift | - | 7.0 | 35.0 | μV/°C | |
| I _{EBOA} | Input leakage current (Port 0 analog pins) | - | 20 | _ | pА | Gross tested to 1 μA. |
| C _{INOA} | Input capacitance (Port 0 analog pins) | _ | 4.5 | 9.5 | pF | Package and pin dependent. Temp = 25 °C. |
| V _{CMOA} | Common mode voltage range Common mode voltage range (high power or high Opamp bias) | 0.0 0.5 | 1 1 | V _{DD} V _{DD} – 0.5 | >> | The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer. |
| G _{OLOA} | Open loop gain Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high | 60 60 80 | - - - | - - - | dB dB dB | |
| V _{OHIGHOA} | High output voltage swing (internal signals) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high | $V_{DD} - 0.2$ $V_{DD} - 0.2$ $V_{DD} - 0.5$ | - - - | - - - | V V V | |
| V _{OLOWOA} | Low output voltage swing (internal signals) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high | - - - | _ _ _ | 0.2 0.2 0.5 | V V V | |
| I _{SOA} | Supply current (including associated AGND buffer) Power = low, Opamp bias = low Power = low, Opamp bias = high Power = medium, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = low Power = high, Opamp bias = high | - - - - - | 400 500 800 1200 2400 4600 | 800 900 1000 1600 3200 6400 | 4 4 4 5 7 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 | |
| PSRR _{OA} | Supply voltage rejection ratio | 65 | 80 | _ | dB | $V_{SS} \le V_{IN} \le (V_{DD} - 2.25)$ or $(V_{DD} - 1.25 \text{ V}) \le V_{IN} \le V_{DD}$. |



Table 15. 3.3-V DC Operational Amplifier Specifications

| Parameter | Description | Min | Тур | Max | Units | Notes |
|----------------------|--|--|-----------------------------------|------------------------------------|----------------------------------|---|
| V _{OSOA} | Input offset voltage (absolute value) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high | - - - | 1.65 1.32 – | 10 8 - | mV mV mV | Power = high, Opamp bias = high setting is not allowed for 3.3 V V _{DD} operation |
| TCV _{OSOA} | Average input offset voltage drift | _ | 7.0 | 35.0 | μV/°C | |
| I _{EBOA} | Input leakage current (port 0 analog pins) | _ | 20 | _ | pА | Gross tested to 1 μA. |
| C _{INOA} | Input capacitance (port 0 analog pins) | _ | 4.5 | 9.5 | pF | Package and pin dependent. Temp = 25 °C. |
| V _{CMOA} | Common mode voltage range | 0.2 | - | V _{DD} – 0.2 | V | The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer. |
| G _{OLOA} | Open loop gain Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low | 60 60 80 | - - - | - - - | dB dB dB | Specification is applicable at Low opamp bias. For high opamp bias mode (except high power, High opamp bias), minimum is 60 dB. |
| V _{OHIGHOA} | High output voltage swing (internal signals) Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low | $V_{DD} - 0.2$ $V_{DD} - 0.2$ $V_{DD} - 0.2$ | - - - | - - - | V V V | Power = high, Opamp bias = high setting is not allowed for 3.3 V V _{DD} operation |
| V _{OLOWOA} | Low output voltage swing (internal signals) Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low | - - - | - - - | 0.2 0.2 0.2 | V V V | Power = high, Opamp bias = high setting is not allowed for 3.3 V V _{DD} operation |
| I _{SOA} | Supply current (including associated AGND buffer) Power = low, Opamp bias = low Power = low, Opamp bias = high Power = medium, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = low Power = high, Opamp bias = high | - - - - - | 400 500 800 1200 2400 | 800 900 1000 1600 3200 | рА ра ра ра ра ра | Power = high, Opamp bias = high setting is not allowed for 3.3 V V _{DD} operation |
| PSRR _{OA} | Supply voltage rejection ratio | 65 | 80 | _ | dB | $V_{SS} \le V_{IN} \le (V_{DD} - 2.25)$ or $(V_{DD} - 1.25 \text{ V}) \le V_{IN} \le V_{DD}$ |

DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^\circ\text{C} \le T_\text{A} \le 85~^\circ\text{C}$ or 3.0 V to 3.6 V and $-40~^\circ\text{C} \le T_\text{A} \le 85~^\circ\text{C}$, respectively. Typical parameters are measured at 5 V at 25 $^\circ\text{C}$ and are for design guidance only.

Table 16. DC Low Power Comparator Specifications

| Parameter | Description | Min | Тур | Max | Units | Notes |
|--------------------|--|-----|-----|---------------------|-------|-------|
| 112121 | Low power comparator (LPC) reference voltage range | 0.2 | - | V _{DD} – 1 | ٧ | |
| I _{SLPC} | LPC supply current | - | 10 | 40 | μΑ | |
| V _{OSLPC} | LPC voltage offset | - | 2.5 | 30 | mV | |

Document Number: 38-12018 Rev. AM Page 27 of 72



DC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, respectively. Typical parameters are measured at 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 17. 5-V DC Analog Output Buffer Specifications

| Parameter | Description | Min | Тур | Max | Units | Notes |
|----------------------|---|--|------------|--|----------|--|
| C _L | Load Capacitance | - | _ | 200 | pF | This specification applies to the external circuit that is being driven by the analog output buffer. |
| V _{OSOB} | Input offset voltage (absolute value) | _ | 3 | 12 | mV | |
| TCV _{OSOB} | Average input offset voltage drift | _ | +6 | _ | μV/°C | |
| V _{CMOB} | Common mode input voltage range | 0.5 | - | V _{DD} – 1.0 | V | |
| R _{OUTOB} | Output resistance Power = low Power = high | | 0.6 0.6 | | ΩΩ | |
| V _{OHIGHOB} | High output voltage swing (Load = 32 ohms to V _{DD} /2) Power = low Power = high | 0.5 × (V _{DD} + 1.1) 0.5 × (V _{DD} + 1.1) | - - | - - | V | |
| V _{OLOWOB} | Low output voltage swing (Load = 32 ohms to V _{DD} /2) Power = low Power = high | - - | - - | 0.5 × (V _{DD} – 1.3) 0.5 × (V _{DD} – 1.3) | V | |
| I _{SOB} | Supply current including opamp bias cell (No Load) Power = low Power = high | - - | 1.1 2.6 | 5.1 8.8 | mA mA | |
| PSRR _{OB} | Supply voltage rejection ratio | 53 | 64 | _ | dB | $(0.5 \times (V_{DD} - 1.3)) \le V_{OUT} \le (V_{DD} - 2.3).$ |

Document Number: 38-12018 Rev. AM Page 28 of 72



Table 18. 3.3-V DC Analog Output Buffer Specifications

| Parameter | Description | Min | Тур | Max | Units | Notes |
|----------------------|--|--|------------|--|----------|--|
| C _L | Load Capacitance | _ | _ | 200 | pF | This specification applies to the external circuit that is being driven by the analog output buffer. |
| V _{OSOB} | Input offset voltage (absolute value) | _ | - 3 | | mV | |
| TCV _{OSOB} | Average input offset voltage drift | _ | +6 | _ | μV/°C | |
| V _{CMOB} | Common mode input voltage range | 0.5 | _ | V _{DD} – 1.0 | V | |
| R _{OUTOB} | Output resistance Power = low Power = high | - - | 1 | _ _ | W W | |
| V _{OHIGHOB} | High output voltage swing (Load = 1 K ohms to V _{DD} /2) Power = low Power = high | 0.5 × V _{DD} + 1.0 0.5 × V _{DD} + 1.0 | - - | _ _ | V V | |
| V _{OLOWOB} | Low output voltage swing (Load = 1 K ohms to V _{DD} /2) Power = low Power = high | _ _ | - - | 0.5 × V _{DD} – 1.0 0.5 × V _{DD} – 1.0 | V V | |
| I _{SOB} | Supply current including opamp bias cell (No load) Power = low Power = high | _ _ | 0.8 2.0 | 2.0 4.3 | mA mA | |
| PSRR _{OB} | Supply voltage rejection ratio | 34 | 64 | - | dB | $(0.5 \times V_{DD} - 1.0) \le V_{OUT} \le (0.5 \times V_{DD} + 0.9).$ |

Document Number: 38-12018 Rev. AM Page 29 of 72



DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40 \text{ °C} \le T_A \le 85 \text{ °C}$, or 3.0 V to 3.6 V and $-40 \text{ °C} \le T_A \le 85 \text{ °C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

The guaranteed specifications for RefHI and RefLo are measured through the Analog Continuous Time PSoC blocks. The power levels for RefHi and RefLo refer to the Analog Reference Control register. AGND is measured at P2[4] in AGND bypass mode. Each Analog Continuous Time PSoC block adds a maximum of 10mV additional offset error to guaranteed AGND specifications from the local AGND buffer. Reference control power can be set to medium or high unless otherwise noted.

Note: Avoid using P2[4] for digital signaling when using an analog resource that depends on the Analog Reference. Some coupling of the digital signal may appear on the AGND.

Note: Reference source has three power levels (high, medium and low). Accuracy of the reference source is less with low-power setting across temperature. It is recommended to use medium or high-power setting if the device is expected to operate across wide temperature limits.

Table 19. 5-V DC Analog Reference Specifications

| Reference ARF_CR [5:3] | Reference Power Settings | Parameter | Reference | Description | Min | Тур | Max | Units |
|------------------------------|-------------------------------------|--------------------|-----------|------------------------------|----------------------------|----------------------------|----------------------------|-------|
| 0b000 | RefPower = high | V_{REFHI} | Ref High | V _{DD} /2 + Bandgap | V _{DD} /2 + 1.229 | $V_{DD}/2 + 1.290$ | V _{DD} /2 + 1.346 | V |
| | Opamp bias = high | V_{AGND} | AGND | V _{DD} /2 | $V_{DD}/2 - 0.038$ | V _{DD} /2 | $V_{DD}/2 + 0.040$ | V |
| | iligii | V _{REFLO} | Ref Low | V _{DD} /2 – Bandgap | V _{DD} /2 – 1.356 | V _{DD} /2 – 1.295 | V _{DD} /2 – 1.218 | V |
| | RefPower = high Opamp bias = low | V _{REFHI} | Ref High | V _{DD} /2 + Bandgap | V _{DD} /2 + 1.220 | V _{DD} /2 + 1.292 | V _{DD} /2 + 1.348 | V |
| | | V _{AGND} | AGND | V _{DD} /2 | $V_{DD}/2 - 0.036$ | V _{DD} /2 | $V_{DD}/2 + 0.036$ | V |
| | | V _{REFLO} | Ref Low | V _{DD} /2 – Bandgap | V _{DD} /2 – 1.357 | V _{DD} /2 – 1.297 | V _{DD} /2 – 1.225 | V |
| | RefPower = | V _{REFHI} | Ref High | V _{DD} /2 + Bandgap | V _{DD} /2 + 1.221 | V _{DD} /2 + 1.293 | V _{DD} /2 + 1.351 | V |
| | medium Opamp bias = | V _{AGND} | AGND | V _{DD} /2 | $V_{DD}/2 - 0.036$ | V _{DD} /2 | $V_{DD}/2 + 0.036$ | V |
| | | V _{REFLO} | Ref Low | V _{DD} /2 – Bandgap | V _{DD} /2 – 1.357 | V _{DD} /2 – 1.298 | V _{DD} /2 – 1.228 | V |
| | RefPower = | V _{REFHI} | Ref High | V _{DD} /2 + Bandgap | V _{DD} /2 + 1.219 | V _{DD} /2 + 1.293 | V _{DD} /2 + 1.353 | V |
| | medium Opamp bias = low | V _{AGND} | AGND | V _{DD} /2 | V _{DD} /2 – 0.037 | V _{DD} /2 – 0.001 | $V_{DD}/2 + 0.036$ | V |
| | | V _{REFLO} | Ref Low | V _{DD} /2 – Bandgap | V _{DD} /2 – 1.359 | V _{DD} /2 – 1.299 | V _{DD} /2 – 1.229 | V |

Document Number: 38-12018 Rev. AM



Table 19. 5-V DC Analog Reference Specifications (continued)

| Reference ARF_CR [5:3] | Reference Power Settings | Parameter | Reference | Description | Min | Тур | Max | Units |
|-------------------------------------|---------------------------------------|--------------------|-----------|---|----------------------------|----------------------------|----------------------------|-------|
| 0b001 | RefPower = high Opamp bias = | V _{REFHI} | Ref High | P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V) | P2[4] + P2[6] - 0.092 | P2[4] + P2[6] - 0.011 | P2[4] + P2[6] + 0.064 | V |
| | high | V _{AGND} | AGND | P2[4] | P2[4] | P2[4] | P2[4] | _ |
| | | V _{REFLO} | Ref Low | P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V) | P2[4] - P2[6] - 0.031 | P2[4] - P2[6] + 0.007 | P2[4] – P2[6] + 0.056 | V |
| | RefPower = high Opamp bias = low | V _{REFHI} | Ref High | P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V) | P2[4] + P2[6] - 0.078 | P2[4] + P2[6] - 0.008 | P2[4] + P2[6] + 0.063 | V |
| | | V _{AGND} | AGND | P2[4] | P2[4] | P2[4] | P2[4] | _ |
| | | V _{REFLO} | Ref Low | P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V) | P2[4] – P2[6] – 0.031 | P2[4] – P2[6] + 0.004 | P2[4] – P2[6] + 0.043 | V |
| | RefPower = medium | V _{REFHI} | Ref High | P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V) | P2[4] + P2[6] - 0.073 | P2[4] + P2[6] - 0.006 | P2[4] + P2[6] + 0.062 | V |
| | Opamp bias = high | V _{AGND} | AGND | P2[4] | P2[4] | P2[4] | P2[4] | _ |
| | riigii | V _{REFLO} | Ref Low | P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V) | P2[4] – P2[6] – 0.032 | P2[4] – P2[6] + 0.003 | P2[4] - P2[6] + 0.038 | V |
| | RefPower = medium Opamp bias = low | V _{REFHI} | Ref High | P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V) | P2[4] + P2[6] - 0.073 | P2[4] + P2[6] - 0.006 | P2[4] + P2[6] + 0.062 | V |
| | | V _{AGND} | AGND | P2[4] | P2[4] | P2[4] | P2[4] | _ |
| | | V _{REFLO} | Ref Low | P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V) | P2[4] – P2[6] – 0.034 | P2[4] – P2[6] + 0.002 | P2[4] - P2[6] + 0.037 | V |
| 0b010 | RefPower = high | V _{REFHI} | Ref High | V_{DD} | V _{DD} – 0.037 | V _{DD} – 0.007 | V_{DD} | V |
| | Opamp bias = high | V _{AGND} | AGND | V _{DD} /2 | V _{DD} /2 – 0.036 | V _{DD} /2 – 0.001 | V _{DD} /2 + 0.036 | V |
| 0b010 F C h F n C h F n C h F n C h | 9 | V_{REFLO} | Ref Low | V _{SS} | V _{SS} | V _{SS} + 0.005 | $V_{SS} + 0.029$ | V |
| | RefPower = high | V_{REFHI} | Ref High | V_{DD} | $V_{DD} - 0.034$ | V _{DD} – 0.006 | V_{DD} | V |
| | Opamp bias = low | V_{AGND} | AGND | V _{DD} /2 | $V_{DD}/2 - 0.036$ | $V_{DD}/2 - 0.001$ | $V_{DD}/2 + 0.035$ | V |
| | | V_{REFLO} | Ref Low | V _{SS} | V_{SS} | $V_{SS} + 0.004$ | $V_{SS} + 0.024$ | V |
| | RefPower = | V_{REFHI} | Ref High | V_{DD} | V _{DD} – 0.032 | V _{DD} – 0.005 | V_{DD} | V |
| | medium Opamp bias = | V_{AGND} | AGND | V _{DD} /2 | $V_{DD}/2 - 0.036$ | $V_{DD}/2 - 0.001$ | $V_{DD}/2 + 0.035$ | |
| | high | V _{REFLO} | Ref Low | V _{SS} | V _{SS} | $V_{SS} + 0.003$ | $V_{SS} + 0.022$ | V |
| | RefPower = medium | V_{REFHI} | Ref High | V_{DD} | V _{DD} – 0.031 | V _{DD} – 0.005 | V_{DD} | V |
| | Opamp bias = low | V_{AGND} | AGND | V _{DD} /2 | $V_{DD}/2 - 0.037$ | $V_{DD}/2 - 0.001$ | $V_{DD}/2 + 0.035$ | |
| | - | V _{REFLO} | Ref Low | V_{SS} | V_{SS} | $V_{SS} + 0.003$ | $V_{SS} + 0.020$ | V |

Document Number: 38-12018 Rev. AM Page 31 of 72



 Table 19. 5-V DC Analog Reference Specifications (continued)

| Reference ARF_CR [5:3] | Reference Power Settings | Parameter | Reference | Description | Min | Тур | Max | Units |
|------------------------------|---|--------------------|-----------|--|---------------|---------------|---------------|-------|
| 0b011 | RefPower = high | V _{REFHI} | Ref High | 3 × Bandgap | 3.760 | 3.884 | 4.006 | V |
| | Opamp bias = high | V _{AGND} | AGND | 2 × Bandgap | 2.522 | 2.593 | 2.669 | V |
| | ingii | V _{REFLO} | Ref Low | Bandgap | 1.252 | 1.299 | 1.342 | V |
| | RefPower = high | V _{REFHI} | Ref High | 3 × Bandgap | 3.766 | 3.887 | 4.010 | V |
| | Opamp bias = low | V _{AGND} | AGND | 2 × Bandgap | 2.523 | 2.594 | 2.670 | V |
| | | V _{REFLO} | Ref Low | Bandgap | 1.252 | 1.297 | 1.342 | V |
| | RefPower = | V _{REFHI} | Ref High | 3 × Bandgap | 3.769 | 3.888 | 4.013 | V |
| | medium Opamp bias = | V _{AGND} | AGND | 2 × Bandgap | 2.523 | 2.594 | 2.671 | V |
| | high | V _{REFLO} | Ref Low | Bandgap | 1.251 | 1.296 | 1.343 | V |
| | RefPower = | V _{REFHI} | Ref High | 3 × Bandgap | 3.769 | 3.889 | 4.015 | V |
| | medium Opamp bias = low | V _{AGND} | AGND | 2 × Bandgap | 2.523 | 2.595 | 2.671 | V |
| | | V _{REFLO} | Ref Low | Bandgap | 1.251 | 1.296 | 1.344 | V |
| 0b100 | RefPower = high Opamp bias = high | V _{REFHI} | Ref High | 2 × Bandgap + P2[6] (P2[6] = 1.3 V) | 2.483 + P2[6] | 2.582 + P2[6] | 2.674 + P2[6] | V |
| | | V _{AGND} | AGND | 2 × Bandgap | 2.522 | 2.593 | 2.669 | V |
| | | V _{REFLO} | Ref Low | 2 × Bandgap – P2[6] (P2[6] = 1.3 V) | 2.524 - P2[6] | 2.600 – P2[6] | 2.676 - P2[6] | V |
| | RefPower = high Opamp bias = low | V _{REFHI} | Ref High | 2 × Bandgap + P2[6] (P2[6] = 1.3 V) | 2.490 + P2[6] | 2.586 + P2[6] | 2.679 + P2[6] | V |
| | | V _{AGND} | AGND | 2 × Bandgap | 2.523 | 2.594 | 2.669 | V |
| | | V _{REFLO} | Ref Low | 2 × Bandgap – P2[6] (P2[6] = 1.3 V) | 2.523 - P2[6] | 2.598 – P2[6] | 2.675 – P2[6] | V |
| | RefPower = medium Opamp bias = high | V _{REFHI} | Ref High | 2 × Bandgap + P2[6] (P2[6] = 1.3 V) | 2.493 + P2[6] | 2.588 + P2[6] | 2.682 +P2[6] | V |
| | | V _{AGND} | AGND | 2 × Bandgap | 2.523 | 2.594 | 2.670 | V |
| | | V _{REFLO} | Ref Low | 2 × Bandgap – P2[6] (P2[6] = 1.3 V) | 2.523 - P2[6] | 2.597 – P2[6] | 2.675 - P2[6] | V |
| | RefPower = medium Opamp bias = low | V _{REFHI} | Ref High | 2 × Bandgap + P2[6] (P2[6] = 1.3 V) | 2.494 + P2[6] | 2.589 + P2[6] | 2.685 + P2[6] | V |
| | | V _{AGND} | AGND | 2 × Bandgap | 2.523 | 2.595 | 2.671 | V |
| | | V _{REFLO} | Ref Low | 2 × Bandgap – P2[6] (P2[6] = 1.3 V) | 2.522 - P2[6] | 2.596 - P2[6] | 2.676 - P2[6] | V |

Document Number: 38-12018 Rev. AM Page 32 of 72



 Table 19. 5-V DC Analog Reference Specifications (continued)

| Reference ARF_CR [5:3] | Reference Power Settings | Parameter | Reference | Description | Min | Тур | Max | Units |
|------------------------------|---|--------------------|-----------|---|-----------------|-------------------------|-------------------------|-------|
| 0b101 | RefPower = high Opamp bias = high | V _{REFHI} | Ref High | P2[4] + Bandgap (P2[4] = V _{DD} /2) | P2[4] + 1.218 | P2[4] + 1.291 | P2[4] + 1.354 | V |
| | | V _{AGND} | AGND | P2[4] | P2[4] | P2[4] | P2[4] | _ |
| | | V _{REFLO} | Ref Low | P2[4] – Bandgap (P2[4] = V _{DD} /2) | P2[4] – 1.335 | P2[4] – 1.294 | P2[4] - 1.237 | V |
| | RefPower = high Opamp bias = low | V _{REFHI} | Ref High | P2[4] + Bandgap (P2[4] = V _{DD} /2) | P2[4] + 1.221 | P2[4] + 1.293 | P2[4] + 1.358 | V |
| | | V _{AGND} | AGND | P2[4] | P2[4] | P2[4] | P2[4] | - |
| | | V _{REFLO} | Ref Low | P2[4] – Bandgap (P2[4] = V _{DD} /2) | P2[4] - 1.337 | P2[4] - 1.297 | P2[4] - 1.243 | V |
| | RefPower = medium | V _{REFHI} | Ref High | P2[4] + Bandgap (P2[4] = V _{DD} /2) | P2[4] + 1.222 | P2[4] + 1.294 | P2[4] + 1.360 | V |
| | Opamp bias = high | V _{AGND} | AGND | P2[4] | P2[4] | P2[4] | P2[4] | _ |
| | | V _{REFLO} | Ref Low | P2[4] – Bandgap (P2[4] = V _{DD} /2) | P2[4] - 1.338 | P2[4] – 1.298 | P2[4] - 1.245 | V |
| | RefPower = medium Opamp bias = low | V _{REFHI} | Ref High | P2[4] + Bandgap ($P2[4] = V_{DD}/2$) | P2[4] + 1.221 | P2[4] + 1.294 | P2[4] + 1.362 | V |
| | | V _{AGND} | AGND | P2[4] | P2[4] | P2[4] | P2[4] | _ |
| | | V _{REFLO} | Ref Low | P2[4] – Bandgap (P2[4] = V _{DD} /2) | P2[4] - 1.340 | P2[4] – 1.298 | P2[4] - 1.245 | V |
| 0b110 | RefPower = high Opamp bias = high | V _{REFHI} | Ref High | 2 × Bandgap | 2.513 | 2.593 | 2.672 | V |
| | | V _{AGND} | AGND | Bandgap | 1.264 | 1.302 | 1.340 | V |
| | | V _{REFLO} | Ref Low | V _{SS} | V _{SS} | V _{SS} + 0.008 | V _{SS} + 0.038 | V |
| | RefPower = high Opamp bias = low | V _{REFHI} | Ref High | 2 × Bandgap | 2.514 | 2.593 | 2.674 | V |
| | | V _{AGND} | AGND | Bandgap | 1.264 | 1.301 | 1.340 | V |
| | | V _{REFLO} | Ref Low | V _{SS} | V _{SS} | V _{SS} + 0.005 | V _{SS} + 0.028 | V |
| | RefPower = | V _{REFHI} | Ref High | 2 × Bandgap | 2.514 | 2.593 | 2.676 | V |
| | medium Opamp bias = high | V _{AGND} | AGND | Bandgap | 1.264 | 1.301 | 1.340 | V |
| | | V _{REFLO} | Ref Low | V _{SS} | V _{SS} | V _{SS} + 0.004 | V _{SS} + 0.024 | V |
| | RefPower = | V_{REFHI} | Ref High | 2 × Bandgap | 2.514 | 2.593 | 2.677 | V |
| | medium Opamp bias = low | V _{AGND} | AGND | Bandgap | 1.264 | 1.300 | 1.340 | V |
| | | V _{REFLO} | Ref Low | V _{SS} | V _{SS} | V _{SS} + 0.003 | V _{SS} + 0.021 | V |

Document Number: 38-12018 Rev. AM Page 33 of 72



Table 19. 5-V DC Analog Reference Specifications (continued)

| Reference ARF_CR [5:3] | Reference Power Settings | Parameter | Reference | Description | Min | Тур | Max | Units |
|------------------------------|------------------------------------|--------------------|-----------|-----------------|-----------------|-------------------------|-------------------------|-------|
| 0b111 | RefPower = high | V _{REFHI} | Ref High | 3.2 × Bandgap | 4.028 | 4.144 | 4.242 | V |
| | Opamp bias = high | V _{AGND} | AGND | 1.6 × Bandgap | 2.028 | 2.076 | 2.125 | V |
| | 9 | V _{REFLO} | Ref Low | V _{SS} | V _{SS} | V _{SS} + 0.008 | V _{SS} + 0.034 | V |
| | Opamp bias = low | V _{REFHI} | Ref High | 3.2 × Bandgap | 4.032 | 4.142 | 4.245 | V |
| | | V _{AGND} | AGND | 1.6 × Bandgap | 2.029 | 2.076 | 2.126 | V |
| | | V _{REFLO} | Ref Low | V _{SS} | V _{SS} | V _{SS} + 0.005 | V _{SS} + 0.025 | V |
| | medium Opamp bias = | V _{REFHI} | Ref High | 3.2 × Bandgap | 4.034 | 4.143 | 4.247 | V |
| | | V _{AGND} | AGND | 1.6 × Bandgap | 2.029 | 2.076 | 2.126 | V |
| | | V _{REFLO} | Ref Low | V _{SS} | V _{SS} | V _{SS} + 0.004 | V _{SS} + 0.021 | V |
| | RefPower = medium Opamp bias = low | V _{REFHI} | Ref High | 3.2 × Bandgap | 4.036 | 4.144 | 4.249 | V |
| | | V _{AGND} | AGND | 1.6 × Bandgap | 2.029 | 2.076 | 2.126 | V |
| | | V _{REFLO} | Ref Low | V _{SS} | V_{SS} | $V_{SS} + 0.003$ | V _{SS} + 0.019 | V |

Document Number: 38-12018 Rev. AM Page 34 of 72



Table 20. 3.3-V DC Analog Reference Specifications

| Reference ARF_CR [5:3] | Reference Power Settings | Parameter | Reference | Description | Min | Тур | Max | Units |
|------------------------------|--|--------------------|-----------|---|----------------------------|----------------------------|----------------------------|-------|
| 0b000 | RefPower = high | V _{REFHI} | Ref High | V _{DD} /2 + Bandgap | V _{DD} /2 + 1.200 | V _{DD} /2 + 1.290 | V _{DD} /2 + 1.365 | V |
| | Opamp bias = high | V _{AGND} | AGND | V _{DD} /2 | $V_{DD}/2 - 0.030$ | V _{DD} /2 | $V_{DD}/2 + 0.034$ | V |
| | | V _{REFLO} | Ref Low | V _{DD} /2 – Bandgap | V _{DD} /2 – 1.346 | V _{DD} /2 – 1.292 | V _{DD} /2 – 1.208 | V |
| | RefPower = high | V _{REFHI} | Ref High | V _{DD} /2 + Bandgap | V _{DD} /2 + 1.196 | V _{DD} /2 + 1.292 | V _{DD} /2 + 1.374 | V |
| | Opamp bias = low | V _{AGND} | AGND | V _{DD} /2 | $V_{DD}/2 - 0.029$ | V _{DD} /2 | $V_{DD}/2 + 0.031$ | V |
| | | V _{REFLO} | Ref Low | V _{DD} /2 – Bandgap | V _{DD} /2 – 1.349 | V _{DD} /2 – 1.295 | V _{DD} /2 – 1.227 | V |
| | RefPower = | V _{REFHI} | Ref High | V _{DD} /2 + Bandgap | V _{DD} /2 + 1.204 | V _{DD} /2 + 1.293 | V _{DD} /2 + 1.369 | V |
| | medium Opamp bias = high | V _{AGND} | AGND | V _{DD} /2 | $V_{DD}/2 - 0.030$ | V _{DD} /2 | $V_{DD}/2 + 0.030$ | V |
| | Spanip state ing. | V _{REFLO} | Ref Low | V _{DD} /2 – Bandgap | V _{DD} /2 – 1.351 | V _{DD} /2 – 1.297 | V _{DD} /2 – 1.229 | V |
| | RefPower = | V _{REFHI} | Ref High | V _{DD} /2 + Bandgap | V _{DD} /2 + 1.189 | V _{DD} /2 + 1.294 | V _{DD} /2 + 1.384 | V |
| | medium Opamp bias = low | V _{AGND} | AGND | V _{DD} /2 | $V_{DD}/2 - 0.032$ | V _{DD} /2 | $V_{DD}/2 + 0.029$ | V |
| | | V _{REFLO} | Ref Low | V _{DD} /2 – Bandgap | V _{DD} /2 – 1.353 | V _{DD} /2 – 1.297 | V _{DD} /2 – 1.230 | V |
| 0b001 | RefPower = high Opamp bias = high | V _{REFHI} | Ref High | P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V) | P2[4] + P2[6] - 0.105 | P2[4] + P2[6] - 0.008 | P2[4] + P2[6] + 0.095 | ٧ |
| | | V _{AGND} | AGND | P2[4] | P2[4] | P2[4] | P2[4] | - |
| | | V _{REFLO} | Ref Low | P2[4]-P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V) | P2[4] - P2[6] - 0.035 | P2[4] – P2[6] + 0.006 | P2[4] - P2[6] + 0.053 | V |
| | RefPower = high Opamp bias = low | V _{REFHI} | Ref High | P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V) | P2[4] + P2[6] - 0.094 | P2[4] + P2[6] - 0.005 | P2[4] + P2[6] + 0.073 | V |
| | | V _{AGND} | AGND | P2[4] | P2[4] | P2[4] | P2[4] | - |
| | | V _{REFLO} | Ref Low | P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V) | P2[4] - P2[6] - 0.033 | P2[4] – P2[6] + 0.002 | P2[4] – P2[6] + 0.042 | V |
| | RefPower = medium Opamp bias = high | V _{REFHI} | Ref High | P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V) | P2[4] + P2[6] - 0.094 | P2[4] + P2[6] - 0.003 | P2[4] + P2[6] + 0.075 | V |
| | | V _{AGND} | AGND | P2[4] | P2[4] | P2[4] | P2[4] | _ |
| | | V _{REFLO} | Ref Low | P2[4]-P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V) | P2[4] - P2[6] - 0.035 | P2[4] - P2[6] | P2[4] - P2[6] + 0.038 | V |
| | RefPower = medium Opamp bias = low | V _{REFHI} | Ref High | P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V) | P2[4] + P2[6] - 0.095 | P2[4] + P2[6] - 0.003 | P2[4] + P2[6] + 0.080 | V |
| | | V _{AGND} | AGND | P2[4] | P2[4] | P2[4] | P2[4] | - |
| | | V _{REFLO} | Ref Low | P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V) | | P2[4] – P2[6] | P2[4] – P2[6] + 0.038 | V |

Document Number: 38-12018 Rev. AM Page 35 of 72



Table 20. 3.3-V DC Analog Reference Specifications (continued)

| Reference ARF_CR [5:3] | Reference Power Settings | Parameter | Reference | Description | Min | Тур | Max | Units |
|------------------------------|--|--------------------|-----------|---|-------------------------|-------------------------|-------------------------|-------|
| 0b010 | RefPower = high | V_{REFHI} | Ref High | V_{DD} | V _{DD} – 0.119 | $V_{DD} - 0.005$ | V_{DD} | V |
| | Opamp bias = high | V_{AGND} | AGND | V _{DD} /2 | $V_{DD}/2 - 0.028$ | $V_{DD}/2$ | $V_{DD}/2 + 0.029$ | V |
| | | V_{REFLO} | Ref Low | V_{SS} | V_{SS} | $V_{SS} + 0.004$ | $V_{SS} + 0.022$ | V |
| | RefPower = high | V _{REFHI} | Ref High | V_{DD} | V _{DD} – 0.131 | V _{DD} - 0.004 | V_{DD} | V |
| | Opamp bias = low | V_{AGND} | AGND | V _{DD} /2 | $V_{DD}/2 - 0.028$ | V _{DD} /2 | $V_{DD}/2 + 0.028$ | V |
| | | V_{REFLO} | Ref Low | V_{SS} | V _{SS} | $V_{SS} + 0.003$ | V _{SS} + 0.021 | V |
| | RefPower = | V _{REFHI} | Ref High | V_{DD} | V _{DD} – 0.111 | V _{DD} – 0.003 | V_{DD} | V |
| | medium Opamp bias = high | V _{AGND} | AGND | V _{DD} /2 | $V_{DD}/2 - 0.029$ | V _{DD} /2 | $V_{DD}/2 + 0.028$ | V |
| | o pamp and mgm | V _{REFLO} | Ref Low | V _{SS} | V _{SS} | V _{SS} + 0.002 | V _{SS} + 0.017 | V |
| | RefPower = | V _{REFHI} | Ref High | V_{DD} | V _{DD} – 0.128 | V _{DD} – 0.003 | V_{DD} | V |
| | medium Opamp bias = low | V _{AGND} | AGND | V _{DD} /2 | $V_{DD}/2 - 0.029$ | V _{DD} /2 | $V_{DD}/2 + 0.029$ | V |
| | | V _{REFLO} | Ref Low | V_{SS} | V _{SS} | V _{SS} + 0.002 | V _{SS} + 0.019 | V |
| 0b011 | All power settings. Not allowed for 3.3 V. | _ | _ | _ | _ | - | _ | _ |
| 0b100 | All power settings. Not allowed for 3.3 V. | _ | _ | _ | - | - | - | _ |
| 0b101 | RefPower = high Opamp bias = high | V _{REFHI} | Ref High | P2[4] + Bandgap (P2[4] = V _{DD} /2) | P2[4] + 1.214 | P2[4] + 1.291 | P2[4] + 1.359 | V |
| | | V_{AGND} | AGND | P2[4] | P2[4] | P2[4] | P2[4] | _ |
| | | V _{REFLO} | Ref Low | P2[4] – Bandgap (P2[4] = V _{DD} /2) | P2[4] - 1.335 | P2[4] – 1.292 | P2[4] - 1.200 | V |
| | RefPower = high Opamp bias = low | V _{REFHI} | Ref High | P2[4] + Bandgap (P2[4] = V _{DD} /2) | P2[4] + 1.219 | P2[4] + 1.293 | P2[4] + 1.357 | V |
| | | V _{AGND} | AGND | P2[4] | P2[4] | P2[4] | P2[4] | _ |
| | | V _{REFLO} | Ref Low | P2[4] – Bandgap (P2[4] = V _{DD} /2) | P2[4] - 1.335 | P2[4] – 1.295 | P2[4] - 1.243 | V |
| | RefPower = medium Opamp bias = high | V _{REFHI} | Ref High | P2[4] + Bandgap (P2[4] = V _{DD} /2) | P2[4] + 1.222 | P2[4] + 1.294 | P2[4] + 1.356 | V |
| | | V _{AGND} | AGND | P2[4] | P2[4] | P2[4] | P2[4] | _ |
| | | V _{REFLO} | Ref Low | P2[4] – Bandgap (P2[4] = V _{DD} /2) | P2[4] - 1.337 | P2[4] - 1.296 | P2[4] - 1.244 | V |
| | RefPower = medium | V _{REFHI} | Ref High | P2[4] + Bandgap (P2[4] = V _{DD} /2) | P2[4] + 1.224 | P2[4] + 1.295 | P2[4] + 1.355 | V |
| | Opamp bias = low | V _{AGND} | AGND | P2[4] | P2[4] | P2[4] | P2[4] | _ |
| | | V _{REFLO} | Ref Low | P2[4] – Bandgap (P2[4] = V _{DD} /2) | P2[4] - 1.339 | P2[4] – 1.297 | P2[4] – 1.244 | V |

Document Number: 38-12018 Rev. AM Page 36 of 72



Table 20. 3.3-V DC Analog Reference Specifications (continued)

| Reference ARF_CR [5:3] | Reference Power Settings | Parameter | Reference | Description | Min | Тур | Max | Units |
|------------------------------|--|--------------------|-----------|-------------|-----------------|-------------------------|-------------------------|-------|
| 0b110 | RefPower = high | V_{REFHI} | Ref High | 2 × Bandgap | 2.510 | 2.595 | 2.655 | V |
| | Opamp bias = high | V _{AGND} | AGND | Bandgap | 1.276 | 1.301 | 1.332 | V |
| | | V _{REFLO} | Ref Low | V_{SS} | V _{SS} | V _{SS} + 0.006 | V _{SS} + 0.031 | V |
| | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | 2.513 | 2.594 | 2.656 | V | | |
| | | | AGND | Bandgap | 1.275 | 1.301 | 1.331 | V |
| | | V _{REFLO} | Ref Low | V_{SS} | V _{SS} | V _{SS} + 0.004 | V _{SS} + 0.021 | V |
| | RefPower = | V_{REFHI} | Ref High | 2 × Bandgap | 2.516 | 2.595 | 2.657 | V |
| | medium Opamp bias = high | V _{AGND} | AGND | Bandgap | 1.275 | 1.301 | 1.331 | V |
| | opamp side ing. | V _{REFLO} | Ref Low | V_{SS} | V _{SS} | V _{SS} + 0.003 | V _{SS} + 0.017 | V |
| | RefPower = | V _{REFHI} | Ref High | 2 × Bandgap | 2.520 | 2.595 | 2.658 | V |
| | medium Opamp bias = low | V _{AGND} | AGND | Bandgap | 1.275 | 1.300 | 1.331 | V |
| | 5 psp 2100 1011 | V _{REFLO} | Ref Low | V_{SS} | V _{SS} | V _{SS} + 0.002 | V _{SS} + 0.015 | V |
| 0b111 | All power settings. Not allowed for 3.3 V. | _ | _ | _ | _ | - | _ | _ |

Document Number: 38-12018 Rev. AM Page 37 of 72



DC Analog PSoC Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq $T_A \leq$ 85 °C, or 3.0 V to 3.6 V and -40 °C \leq $T_A \leq$ 85 °C, respectively. Typical parameters are measured at 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 21. DC Analog PSoC Block Specifications

| Parameter | Description | Min | Тур | Max | Units | Notes |
|-----------------|---|-----|------|-----|-------|-------|
| R _{CT} | Resistor unit value (continuous time) | _ | 12.2 | _ | kΩ | |
| C _{SC} | Capacitor unit value (switched capacitor) | - | 80 | - | fF | |

DC POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40 \,^{\circ}\text{C} \le T_A \le 85 \,^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40 \,^{\circ}\text{C} \le T_A \le 85 \,^{\circ}\text{C}$, respectively. Typical parameters are measured at 5 V or 3.3 V at 25 °C and are for design guidance only.

Note: The bits PORLEV and VM in the following table refer to bits in the VLT_CR register. See the PSoC Technical Reference Manual for more information on the VLT_CR register.

Table 22. DC POR and LVD Specifications

| Parameter | Description | Min | Тур | Max | Units | Notes |
|---|--|--|--|---|---------------------------------------|-------|
| V _{PPOR0R} V _{PPOR1R} V _{PPOR2R} | V _{DD} value for PPOR trip (positive ramp) PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b | _ | 2.91 4.39 4.55 | _ | V V | |
| V _{PPOR0} [23] V _{PPOR1} [23] V _{PPOR2} [23] | V _{DD} value for PPOR trip (negative ramp) PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b | - | 2.82 4.39 4.55 | _ | V V | |
| V _{PH0} V _{PH1} V _{PH2} | PPOR hysteresis PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b | - - - | 92 0 0 | - - - | mV mV mV | |
| VLVD0 VLVD1 VLVD2 VLVD3 VLVD4 VLVD5 VLVD6 VLVD7 | V _{DD} value for LVD trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b | 2.86 2.96 3.07 3.92 4.39 4.55 4.63 4.72 | 2.92 3.02 3.13 4.00 4.48 4.64 4.73 4.81 | 2.98 ^[24] 3.08 3.20 4.08 4.57 4.74 ^[25] 4.82 4.91 | V V V V V V V V V V V V V V V V V V V | |

^{23.} Errata: When V_{DD} of the device is pulled below ground just before power on, the first read from each 8K Flash page may be corrupted. This issue does not affect Flash page 0 because it is the selected page upon reset. More details in "Errata" on page 64.

24. Always greater than 50 mV above PPOR (PORLEV = 00) for falling supply.

25. Always greater than 50 mV above PPOR (PORLEV = 10) for falling supply.



DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq $T_A \leq$ 85 °C, or 3.0 V to 3.6 V and -40 °C \leq $T_A \leq$ 85 °C, respectively. Typical parameters are measured at 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 23. DC Programming Specifications

| Parameter | Description | Min | Тур | Max | Units | Notes |
|-----------------------|---|-----------------------|-----|------------------------|-------|---|
| V _{DDP} | V _{DD} for programming and erase | 4.5 | 5 | 5.5 | V | This specification applies to the functional requirements of external programmer tools |
| V_{DDLV} | Low V _{DD} for verify | 3 | 3.1 | 3.2 | V | This specification applies to the functional requirements of external programmer tools |
| V _{DDHV} | High V _{DD} for verify | 5.1 | 5.2 | 5.3 | V | This specification applies to the functional requirements of external programmer tools |
| V _{DDIWRITE} | Supply voltage for flash write operation | 3 | | 5.25 | V | This specification applies to this device when it is executing internal flash writes |
| I _{DDP} | Supply current during programming or verify | _ | 15 | 30 | mA | |
| V _{ILP} | Input low voltage during programming or verify | _ | - | 0.8 | V | |
| V_{IHP} | Input high voltage during programming or verify | 2.1 | _ | - | V | |
| I _{ILP} | Input current when applying V _{ILP} to P1[0] or P1[1] during programming or verify | - | - | 0.2 | mA | Driving internal pull-down resistor. |
| I _{IHP} | Input current when applying V _{IHP} to P1[0] or P1[1] during programming or verify | _ | - | 1.5 | mA | Driving internal pull-down resistor. |
| V _{OLV} | Output low voltage during programming or verify | _ | - | V _{SS} + 0.75 | V | |
| V _{OHV} | Output high voltage during programming or verify | V _{DD} – 1.0 | _ | V_{DD} | V | |
| Flash _{ENPB} | Flash endurance (per block) ^[26] | 50,000 | - | _ | _ | Erase/write cycles per block. |
| Flash _{ENT} | Flash endurance (total) ^[27] | 1,800,000 | - | _ | - | Erase/write cycles. |
| Flash _{DR} | Flash data retention | 10 | _ | _ | Years | |

DC I²C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq $T_A \leq$ 85 °C, or 3.0 V to 3.6 V and -40 °C \leq $T_A \leq$ 85 °C, respectively. Typical parameters are measured at 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 24. DC I²C Specifications [28]

| Parameter | Description | Min | Тур | Max | Units | Notes |
|--------------------|------------------|---------------------|-----|------------------------|-------|---|
| V_{ILI2C} | Input low level | - | _ | 0.3 × V _{DD} | V | $3.0~V \leq V_{DD} \leq 3.6~V$ |
| | | _ | _ | 0.25 × V _{DD} | V | $4.75 \text{ V} \le \text{V}_{DD} \le 5.25 \text{ V}$ |
| V _{IHI2C} | Input high level | $0.7 \times V_{DD}$ | - | - | V | $3.0 \text{ V} \le \text{V}_{DD} \le 5.25 \text{ V}$ |

26. The 50,000 cycle flash endurance per block is only guaranteed if the flash is operating within one voltage range. Voltage ranges are 3.0 V to 3.6 V and 4.75 V to 5.25 V.

27. A maximum of 36 × 50,000 block endurance cycles is allowed. This may be balanced between operations on 36 × 1 blocks of 50,000 maximum cycles each,
36 × 2 blocks of 25,000 maximum cycles each, or 36 × 4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36 × 50,000 and ensure that
no single block ever sees more than 50,000 cycles).

For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. See the Flash APIs application note Design Aids – Reading and Writing PSoC® Flash – AN2015 for more information.

28. All GPIOs meet the DC GPIO V_{IL} and V_{IH} specifications found in the DC GPIO Specifications sections. The I²C GPIO pins also meet the mentioned specifications.



AC Electrical Characteristics

AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^\circ\text{C} \le T_\text{A} \le 85~^\circ\text{C}$, or 3.0 V to 3.6 V and $-40~^\circ\text{C} \le T_\text{A} \le 85~^\circ\text{C}$, respectively. Typical parameters are measured at 5 V and 3.3 V at 25 $^\circ\text{C}$ and are for design guidance only.

Table 25. AC Chip Level Specifications

| Parameter | Description | Min | Тур | Max | Units | Notes |
|--------------------------------------|--|-------|------|--------------------------|-------|---|
| F _{IMO245V} | Internal main oscillator frequency for 24 MHz (5 V) | 23.04 | 24 | 24.96 ^[29] | MHz | Trimmed for 5 V operation using factory trim values. |
| F _{IMO243V} | Internal main oscillator frequency for 24 MHz (3.3 V) | 22.08 | 24 | 25.92 ^[30] | MHz | Trimmed for 3.3 V operation using factory trim values. |
| F _{IMOUSB5V} | Internal main oscillator frequency with USB (5 V) Frequency locking enabled and USB traffic present. | 23.94 | 24 | 24.06 | MHz | $-10 ^{\circ}\text{C} \le T_{A} \le 85 ^{\circ}\text{C}$ $4.35 \le V_{DD} \le 5.15$ |
| F _{IMOUSB3V} | Internal main oscillator frequency with USB (3.3 V) Frequency locking enabled and USB traffic present. | 23.94 | 24 | 24.06 | MHz | $-0 \text{ °C} \le T_A \le 70 \text{ °C}$ 3.15 $\le V_{DD} \le 3.45$ |
| F _{CPU1} | CPU frequency (5 V nominal) | 0.093 | 24 | 24.96 ^[29] | MHz | SLIMO Mode = 0. |
| F _{CPU2} | CPU frequency (3.3 V nominal) | 0.086 | 12 | 12.96 ^[30] | MHz | SLIMO Mode = 0. |
| F _{BLK5} | Digital PSoC block frequency (5 V nominal) | 0 | 48 | 49.92 ^[29,31] | MHz | Refer to the AC digital block Specifications. |
| F _{BLK3} | Digital PSoC block frequency (3.3 V nominal) | | 24 | 25.92 ^[31] | MHz | |
| F _{32K1} | Internal low speed oscillator frequency | 15 | 32 | 64 | kHz | |
| F _{32K_U} | Internal low speed oscillator untrimmed frequency | 5 | _ | 100 | kHz | After a reset and before the M8C starts to run, the ILO is not trimmed. See the System Resets section of the PSoC Technical Reference Manual for details on this timing |
| t _{XRST} | External reset pulse width | 10 | _ | _ | μs | |
| DC24M | 24 MHz duty cycle | 40 | 50 | 60 | % | |
| DC _{ILO} | Internal low speed oscillator duty cycle | 20 | 50 | 80 | % | |
| Step24M | 24 MHz trim step size | _ | 50 | _ | kHz | |
| Fout48M | 48 MHz output frequency | 46.08 | 48.0 | 49.92 ^[29,30] | MHz | Trimmed. Utilizing factory trim values. |
| F _{MAX} | Maximum frequency of signal on row input or row output. | - | - | 12.96 | MHz | |
| SR _{POWER_UP} | Power supply slew rate | - | _ | 250 | V/ms | V _{DD} slew rate during power-up. |
| tpowerup | Time from end of POR to CPU executing code | _ | 16 | 100 | ms | Power-up from 0 V. See the System Resets section of the PSoC Technical Reference Manual. |
| t _{jit_IMO} ^[32] | 24 MHz IMO cycle-to-cycle jitter (RMS) | _ | 200 | 1200 | ps | |
| | 24 MHz IMO long term N cycle-to-cycle jitter (RMS) | _ | 900 | 6000 | ps | N = 32 |
| | 24 MHz IMO period jitter (RMS) | _ | 200 | 900 | ps | |

^{29.} $4.75 \text{ V} < \text{V}_{DD} < 5.25 \text{ V}$. 30. $3.0 \text{ V} < \text{V}_{DD} < 3.6 \text{ V}$. See application note Adjusting PSoC[®] Trims for 3.3 V and 2.7 V Operation – AN2012 for information on trimming for operation at 3.3 V. 31. See the individual user module datasheets for information on maximum frequencies for user modules.

^{32.} Refer to Cypress Jitter Specifications application note, Understanding Datasheet Jitter Specifications for Cypress Timing Products - AN5054 for more information.



AC GPIO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40 \,^{\circ}\text{C} \le T_{A} \le 85 \,^{\circ}\text{C}$, or $3.0 \,^{\circ}\text{V}$ to $3.6 \,^{\circ}\text{V}$ and $-40 \,^{\circ}\text{C} \le T_{A} \le 85 \,^{\circ}\text{C}$, respectively. Typical parameters are measured at $5 \,^{\circ}\text{V}$ and $3.3 \,^{\circ}\text{V}$ at $25 \,^{\circ}\text{C}$ and are for design guidance only.

Table 26. AC GPIO Specifications

| Parameter | Description | Min | Тур | Max | Units | Notes |
|--------------------|--|-----|-----|-----|-------|--|
| F _{GPIO} | GPIO operating frequency | 0 | _ | 12 | MHz | Normal strong mode |
| t _{RiseF} | Rise time, normal strong mode, Cload = 50 pF | 3 | _ | 18 | ns | V _{DD} = 4.5 to 5.25 V, 10% to 90% |
| t _{FallF} | Fall time, normal strong mode, Cload = 50 pF | 2 | _ | 18 | ns | V _{DD} = 4.5 to 5.25 V, 10% to 90% |
| t _{RiseS} | Rise time, slow strong mode, Cload = 50 pF | 10 | 27 | _ | ns | V _{DD} = 3 to 5.25 V, 10% to 90% |
| t _{FallS} | Fall time, slow strong mode, Cload = 50 pF | 10 | 22 | - | ns | V _{DD} = 3 to 5.25 V, 10% to 90% |

90%

GPIO
Pin
Output
Voltage

10%

TRiseF
TRiseS

TFallF
TFallS

Figure 12. GPIO Timing Diagram

AC Full Speed USB Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-10~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-10~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, respectively. Typical parameters are measured at 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 27. AC Full Speed (12 Mbps) USB Specifications

| Parameter | Description | Min | Тур | Max | Units | Notes |
|----------------------|--|------------|-----|------------|-------|----------------|
| t _{RFS} | Transition rise time | 4 | _ | 20 | ns | For 50 pF load |
| t_{FSS} | Transition fall time | 4 | _ | 20 | ns | For 50 pF load |
| t _{RFMFS} | Rise/fall time matching: (t _R /t _F) | 90 | _ | 111 | % | For 50 pF load |
| t _{DRATEFS} | Full speed data rate | 12 – 0.25% | 12 | 12 + 0.25% | Mbps | |

Document Number: 38-12018 Rev. AM Page 41 of 72



AC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, respectively. Typical parameters are measured at 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the analog continuous time PSoC block.

Power = high and Opamp bias = high is not supported at 3.3 V.

Table 28. 5-V AC Operational Amplifier Specifications

| Parameter | Description | Min | Тур | Max | Units |
|-------------------|---|------|-----|------|----------|
| t _{ROA} | Rising settling time from 80% of ΔV to 0.1% of ΔV (10 pF load, unity gain) | | | | |
| | Power = low, Opamp bias = low | _ | _ | 3.9 | μs |
| | Power = medium, Opamp bias = high | _ | _ | 0.72 | μs |
| | Power = high, Opamp bias = high | _ | _ | 0.62 | μs |
| t _{SOA} | Falling settling time from 20% of ΔV to 0.1% of ΔV (10 pF load, unity gain) | | | | |
| | Power = low, Opamp bias = low | _ | _ | 5.9 | μs |
| | Power = medium, Opamp bias = high | _ | _ | 0.92 | μs |
| | Power = high, Opamp bias = high | _ | _ | 0.72 | μs |
| SR _{ROA} | Rising slew rate (20% to 80%)(10 pF load, unity gain) | | | | |
| | Power = low, Opamp bias = low | 0.15 | _ | _ | V/µs |
| | Power = medium, Opamp bias = high | 1.7 | _ | _ | V/µs |
| | Power = high, Opamp bias = high | 6.5 | _ | _ | V/µs |
| SR _{FOA} | Falling slew rate (20% to 80%)(10 pF load, unity gain) | | | | |
| . 67. | Power = low, Opamp bias = low | 0.01 | _ | _ | V/µs |
| | Power = medium, Opamp bias = high | 0.5 | _ | _ | V/µs |
| | Power = high, Opamp bias = high | 4.0 | _ | _ | V/µs |
| BW _{OA} | Gain bandwidth product | | | | |
| | Power = low, Opamp bias = low | 0.75 | _ | _ | MHz |
| | Power = medium, Opamp bias = high | 3.1 | _ | _ | MHz |
| | Power = high, Opamp bias = high | 5.4 | _ | _ | MHz |
| E _{NOA} | Noise at 1 kHz (Power = medium, Opamp bias = high) | _ | 100 | _ | nV/rt-Hz |

Table 29. 3.3-V AC Operational Amplifier Specifications

| Parameter | Description | Min | Тур | Max | Units |
|-------------------|---|------|-----|------|----------|
| t _{ROA} | Rising settling time from 80% of ΔV to 0.1% of ΔV (10 pF load, unity gain) | | | | |
| | Power = low, Opamp bias = low | _ | _ | 3.92 | μs |
| | Power = medium, Opamp bias = high | _ | _ | 0.72 | μs |
| t _{SOA} | Falling settling time from 20% of ΔV to 0.1% of ΔV (10 pF load, unity gain) | | | | |
| | Power = low, Opamp bias = low | _ | _ | 5.41 | μs |
| | Power = medium, Opamp bias = high | _ | _ | 0.72 | μs |
| SR _{ROA} | Rising slew rate (20% to 80%)(10 pF load, unity gain) | | | | |
| | Power = low, Opamp bias = low | 0.31 | _ | _ | V/µs |
| | Power = medium, Opamp bias = high | 2.7 | _ | _ | V/µs |
| SR _{FOA} | Falling slew rate (20% to 80%)(10 pF load, Unity Gain) | | | | |
| | Power = low, Opamp bias = low | 0.24 | _ | _ | V/µs |
| | Power = medium, Opamp bias = high | 1.8 | _ | _ | V/µs |
| BW _{OA} | Gain bandwidth product | | | | |
| | Power = low, Opamp bias = low | 0.67 | _ | _ | MHz |
| | Power = medium, Opamp bias = high | 2.8 | _ | _ | MHz |
| E _{NOA} | Noise at 1 kHz (Power = medium, Opamp bias = high) | - | 100 | - | nV/rt-Hz |



When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1 K resistance and the external capacitor.




Figure 13. Typical AGND Noise with P2[4] Bypass

At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.




Figure 14. Typical Opamp Noise



AC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40 \text{ °C} \le T_A \le 85 \text{ °C}$ or 3.0 V to 3.6 V and $-40 \text{ °C} \le T_A \le 85 \text{ °C}$, respectively. Typical parameters are measured at 5 V at 25 °C and are for design guidance only.

Table 30. AC Low Power Comparator Specifications

| Parameter | Description | Min | Тур | Max | Units | Notes |
|-------------------|-------------------|-----|-----|-----|-------|---|
| t _{RLPC} | LPC response time | _ | 1 | 50 | | ≥ 50 mV overdrive comparator reference set within V _{REFLPC} . |

AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40 \text{ °C} \le T_A \le 85 \text{ °C}$, or 3.0 V to 3.6 V and $-40 \text{ °C} \le T_A \le 85 \text{ °C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 31. AC Digital Block Specifications

| Parameter | Description | Min | Тур | Max | Unit | Notes |
|----------------------|---|--------------------|-----|-------|----------|---|
| All functions | Block input clock frequency | | | | | |
| | V _{DD} ≥ 4.75 V | _ | _ | 49.92 | MHz | |
| | V _{DD} < 4.75 V | _ | - | 25.92 | MHz | |
| Timer | Input clock frequency | | · | | | |
| | No capture, V _{DD} ≥ 4.75 V | _ | _ | 49.92 | MHz | |
| | No capture, V _{DD} < 4.75 V | _ | _ | 25.92 | MHz | |
| | With capture | _ | _ | 25.92 | MHz | |
| | Capture pulse width | 50 ^[33] | _ | _ | ns | |
| Counter | Input clock frequency | | | | | |
| | No enable input, V _{DD} ≥ 4.75 V | _ | _ | 49.92 | MHz | |
| | No enable input, V _{DD} < 4.75 V | _ | _ | 25.92 | MHz | |
| | With enable input | - | - | 25.92 | MHz | |
| | Enable input pulse width | 50 ^[33] | _ | _ | ns | |
| | Kill pulse width | | | | • | |
| | Asynchronous restart mode | 20 | _ | _ | ns | |
| | Synchronous restart mode | 50 ^[33] | _ | _ | ns | |
| | Disable mode | 50 ^[33] | _ | _ | ns | |
| | Input clock frequency | | Į. | | <u>I</u> | |
| | V _{DD} ≥ 4.75 V | _ | _ | 49.92 | MHz | |
| | V _{DD} < 4.75 V | _ | _ | 25.92 | MHz | |
| CRCPRS | Input clock frequency | | I | | I | |
| (PRS Mode) | V _{DD} ≥ 4.75 V | _ | _ | 49.92 | MHz | |
| | V _{DD} < 4.75 V | _ | - | 25.92 | MHz | |
| CRCPRS (CRC Mode) | Input clock frequency | _ | _ | 24.6 | MHz | |
| SPIM | Input clock frequency | _ | _ | 8.2 | MHz | The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2. |
| SPIS | Input clock (SCLK) frequency | - | _ | 4.1 | MHz | The input clock is the SPI SCLK in SPIS mode. |
| | Width of SS_negated between transmissions | 50 ^[33] | _ | - | ns | |

Note

33.50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).



Table 31. AC Digital Block Specifications (continued)

| Parameter | Description | Min | Тур | Max | Unit | Notes |
|-------------|--|-----|-----|-------|------|---|
| Transmitter | Input clock frequency | | | | | The baud rate is equal to the input clock frequency |
| | $V_{DD} \ge 4.75 \text{ V}, 2 \text{ stop bits}$ | _ | _ | 49.92 | MHz | divided by 8. |
| | V _{DD} ≥ 4.75 V, 1 stop bit | _ | - | 24.6 | MHz | |
| | V _{DD} < 4.75 V | _ | _ | 24.6 | MHz | |
| Receiver | Input clock frequency | | | | • | The baud rate is equal to the input clock frequency |
| | $V_{DD} \ge 4.75 \text{ V}, 2 \text{ stop bits}$ | _ | _ | 49.92 | MHz | divided by 8. |
| | $V_{DD} \ge 4.75 \text{ V}$, 1 stop bit | _ | _ | 24.6 | MHz | |
| | V _{DD} < 4.75 V | _ | _ | 24.6 | MHz | |

AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, respectively. Typical parameters are measured at 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 32. AC External Clock Specifications

| Parameter | Description | Min | Тур | Max | Units | Notes |
|---------------------|--------------------------------|-------|-----|-------|-------|-------|
| F _{OSCEXT} | Frequency for USB applications | 23.94 | 24 | 24.06 | MHz | |
| - | Duty cycle | 47 | 50 | 53 | % | |
| _ | Power-up to IMO switch | 150 | _ | _ | μs | |

Document Number: 38-12018 Rev. AM Page 45 of 72



AC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, respectively. Typical parameters are measured at 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 33. 5-V AC Analog Output Buffer Specifications

| Parameter | Description | Min | Тур | Max | Units | Notes |
|--------------------|---|--------------|--------|------------|--------------|-------|
| t _{ROB} | Rising settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high | _ | _ _ | 2.5 2.5 | μs μs | |
| t _{SOB} | Falling settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high | _ | _ _ | 2.2 2.2 | μs μs | |
| SR _{ROB} | Rising slew rate (20% to 80%), 1 V Step, 100 pF load Power = low Power = high | 0.65 0.65 | _ _ | | V/µs V/µs | |
| SR _{FOB} | Falling slew rate (80% to 20%), 1 V Step, 100 pF load Power = low Power = high | 0.65 0.65 | _ _ | _ _ | V/µs V/µs | |
| BW _{OBSS} | Small signal bandwidth, 20 mV _{pp} , 3 dB BW, 100 pF load Power = low Power = high | 0.8 0.8 | _ _ | _ _ | MHz MHz | |
| BW _{OBLS} | Large signal bandwidth, 1 V _{pp} , 3 dB BW, 100 pF load Power = low Power = high | 300 300 | _ _ | - - | kHz kHz | |

Table 34. 3.3-V AC Analog Output Buffer Specifications

| Parameter | Description | Min | Тур | Max | Units | Notes |
|--------------------|--|------------|--------|------------|--------------|-------|
| t _{ROB} | Rising settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high | _ | _ _ | 3.8 3.8 | μs μs | |
| t _{SOB} | Falling settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high | _ | _ _ | 2.6 2.6 | μs μs | |
| SR _{ROB} | Rising slew rate (20% to 80%), 1 V Step, 100 pF load Power = low Power = high | 0.5 0.5 | _ _ | _ _ | V/µs V/µs | |
| SR _{FOB} | Falling slew rate (80% to 20%), 1 V Step, 100 pF load Power = low Power = high | 0.5 0.5 | _ _ | _ _ | V/µs V/µs | |
| BW _{OBSS} | Small signal bandwidth, 20 mV _{pp} , 3dB BW, 100 pF load Power = low Power = high | 0.7 0.7 | _ _ | | MHz MHz | |
| BW _{OBLS} | Large signal bandwidth, 1 V _{pp} , 3dB BW, 100 pF load Power = low Power = high | 200 200 | _ _ | _ _ | kHz kHz | |

Document Number: 38-12018 Rev. AM Page 46 of 72



AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, respectively. Typical parameters are measured at to 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 35. AC Programming Specifications

| Parameter | Description | Min | Тур | Max | Units | Notes |
|--------------------------|--|-----|-----|---------------------|-------|--|
| t _{RSCLK} | Rise time of SCLK | 1 | _ | 20 | ns | |
| t _{FSCLK} | Fall time of SCLK | 1 | _ | 20 | ns | |
| t _{SSCLK} | Data setup time to falling edge of SCLK | 40 | _ | _ | ns | |
| t _{HSCLK} | Data hold time from falling edge of SCLK | 40 | _ | - | ns | |
| F _{SCLK} | Frequency of SCLK | 0 | _ | 8 | MHz | |
| t _{ERASEB} | Flash erase time (block) | - | 10 | _ | ms | |
| t _{WRITE} | Flash block write time | _ | 40 | _ | ms | |
| t _{DSCLK} | Data out delay from falling edge of SCLK | - | _ | 45 | ns | V _{DD} > 3.6 |
| t _{DSCLK3} | Data out delay from falling edge of SCLK | - | _ | 50 | ns | $3.0 \leq V_{DD} \leq 3.6$ |
| t _{ERASEALL} | Flash erase time (bulk) | - | 40 | _ | ms | Erase all blocks and protection fields at once |
| t _{PROGRAM_HOT} | Flash block erase + flash block write time | _ | _ | 100 ^[34] | ms | 0 °C ≤ Tj ≤ 100 °C |
| tPROGRAM_COLD | Flash block erase + flash block write time | - | _ | 200 ^[34] | ms | -40 °C ≤ Tj ≤ 0 °C |

Note

^{34.} For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. See the Flash APIs application note Design Aids – Reading and Writing PSoC® Flash – AN2015 for more information.




AC I²C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, respectively. Typical parameters are measured at 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 36. AC Characteristics of the I²C SDA and SCL Pins for V_{DD}

| Parameter | Description | Standa | rd Mode | Fast I | Mode | Units | Notes |
|-----------------------|---|--------|---------|---------------------|------|-------|-------|
| Parameter | Description | Min | Max | Min | Max | Units | Notes |
| F _{SCLI2C} | SCL clock frequency | 0 | 100 | 0 | 400 | kHz | |
| t _{HDSTAI2C} | Hold time (repeated) start condition. After this period, the first clock pulse is generated | 4.0 | _ | 0.6 | _ | μs | |
| t _{LOWI2C} | Low period of the SCL clock | 4.7 | _ | 1.3 | _ | μs | |
| t _{HIGHI2C} | High period of the SCL clock | 4.0 | _ | 0.6 | _ | μs | |
| t _{SUSTAI2C} | Setup time for a repeated start condition | 4.7 | _ | 0.6 | _ | μs | |
| t _{HDDATI2C} | Data hold time | 0 | _ | 0 | _ | μs | |
| t _{SUDATI2C} | Data setup time | 250 | _ | 100 ^[35] | _ | ns | |
| t _{SUSTOI2C} | Setup time for stop condition | 4.0 | _ | 0.6 | _ | μs | |
| t _{BUFI2C} | Bus free time between a stop and start condition | 4.7 | _ | 1.3 | _ | μs | |
| t _{SPI2C} | Pulse width of spikes suppressed by the input filter | _ | _ | 0 | 50 | ns | |

Figure 15. Definition for Timing for Fast/Standard Mode on the I²C Bus



^{35.} A fast-mode l²C-bus device can be used in a standard-mode l²C-bus system, but the requirement t_{SU:DAT} ≥ 250 ns it must meet. This automatically is the case if the device does not stretch the LOW period of the SCL signal. If the device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SU:DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode l²C-bus specification) before the SCL line is released.



Thermal Impedance

Table 37. Thermal Impedances per Package

| Package | Typical θ _{JA} ^[36] |
|----------------------------|---|
| 56-Pin QFN ^[37] | 12.93 °C/W |
| 68-Pin QFN ^[37] | 13.05 °C/W |
| 100-Ball VFBGA | 65 °C/W |
| 100-Pin TQFP | 51 °C/W |

Solder Reflow Peak Specifications

Table 38 shows the solder reflow temperature limits that must not be exceeded.

Table 38. Solder Reflow Specifications

| Package | Maximum Peak Temperature (T _C) | Maximum Time above T _C – 5 °C |
|----------------|---|---|
| 56-Pin QFN | 260 °C | 30 seconds |
| 68-Pin QFN | 260 °C | 30 seconds |
| 100-Ball VFBGA | 260 °C | 30 seconds |
| 100-Pin TQFP | 260 °C | 30 seconds |

 ^{36.} T_J = T_A + POWER × θ_{JA}.
 37. To achieve the thermal impedance specified for the QFN package, see the Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages available at http://www.amkor.com.



Development Tool Selection

Software

PSoC Designer

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is available free of charge at http://www.cypress.com and includes a free C compiler.

PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube in-circuit emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com.

Development Kits

All development kits can be purchased from the Cypress Online Store.

CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation, and the software interface enables you to run, halt, and single step the processor, and view the content of specific memory locations. Advance emulation features are also supported through PSoC Designer. The kit includes:

- PSoC Designer software CD
- ICE-Cube in-circuit Emulator
- ICE Flex-Pod for CY8C29x66 family
- Cat-5 adapter
- MiniEval programming board
- 110 ~ 240 V power supply, Euro-Plug adapter
- iMAGEcraft C compiler (registration required)
- ISSP cable
- USB 2.0 cable and Blue Cat-5 cable
- Two CY8C29466-24PXI 28-PDIP chip samples

Evaluation Tools

All evaluation tools can be purchased from the Cypress Online Store.

CY3210-MiniProg1

The CY3210-MiniProg1 kit enables you to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg programming unit
- MiniEval socket programming and evaluation board
- 28-Pin CY8C29466-24PXI PDIP PSoC device sample
- 28-Pin CY8C27443-24PXI PDIP PSoC device sample
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation board with LCD module
- MiniProg programming unit
- 28-Pin CY8C29466-24PXI PDIP PSoC device sample (2)
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

CY3214-PSoCEvalUSB

The CY3214-PSoCEvalUSB evaluation kit features a development board for the CY8C24794-24LTXI PSoC device. The board supports both USB and capacitive sensing development and debugging support. This evaluation board also includes an LCD module, potentiometer, LEDs, an enunciator and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- PSoCEvalUSB board
- LCD module
- MIniProg programming unit
- Mini USB cable
- PSoC Designer and Example Projects CD
- Getting Started guide
- Wire pack



Device Programmers

All device programmers can be purchased from the Cypress Online Store.

CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular programmer base
- Three programming module cards
- MiniProg programming unit
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

Accessories (Emulation and Programming)

Table 39. Emulation and Programming Accessories

CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

Note: CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 programmer unit
- PSoC ISSP software CD
- 110 ~ 240 V power supply, Euro-Plug adapter
- USB 2.0 cable

| Part # | Pin Package | Flex-Pod Kit ^[38] | Foot Kit ^[39] | Adapter ^[40] |
|------------------|-------------|------------------------------|--------------------------|--|
| CY8C24794-24LQXI | 56-pin QFN | CY3250-24X94QFN | | Adapters can be found at http://www.emulation.com. |

Notes

^{38.} Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.

^{39.} Foot kit includes surface mount feet that are soldered to the target PCB.

^{40.} Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters are found at http://www.emulation.com.




Ordering Information

Table 40. CY8C24x94 PSoC Device's Key Features and Ordering Information

| Package | Package diagram | Ordering Code | Flash (Bytes) | SRAM (Bytes) | Temperature Range | Digital Blocks | Analog Blocks | Digital I/O Pins | Analog Inputs | Analog Outputs | XRES Pin |
|---|--------------------|-------------------|------------------|-----------------|----------------------|----------------|---------------|------------------|---------------|----------------|----------|
| 100-pin OCD TQFP ^[41] | 51-85048 | CY8C24094-24AXI | 16 K | 1 K | –40 °C to +85 °C | 4 | 6 | 56 | 48 | 2 | Yes |
| 56-pin (7 × 7 mm) QFN | 001-58740 | CY8C24794-24LQXI | 16 K | 1 K | –40 °C to +85 °C | 4 | 6 | 50 | 48 | 2 | No |
| 56-pin (7 × 7 mm) QFN (Tape and Reel) | | CY8C24794-24LQXIT | 16 K | 1 K | –40 °C to +85 °C | 4 | 6 | 50 | 48 | 2 | No |
| 56-pin (8 × 8 mm) QFN (Sawn) | 001-53450 | CY8C24794-24LTXI | 16 K | 1 K | –40 °C to +85 °C | 4 | 6 | 50 | 48 | 2 | No |
| 56-pin (8 × 8 mm) QFN (Sawn) (Tape and Reel) | | CY8C24794-24LTXIT | 16 K | 1 K | –40 °C to +85 °C | 4 | 6 | 50 | 48 | 2 | No |
| 56-pin (8 × 8 mm) QFN (Sawn) | 001-53450 | CY8C24894-24LTXI | 16 K | 1 K | –40 °C to +85 °C | 4 | 6 | 49 | 47 | 2 | Yes |
| 56-pin (8 × 8 mm) QFN (Sawn) (Tape and Reel) | | CY8C24894-24LTXIT | 16 K | 1 K | –40 °C to +85 °C | 4 | 6 | 49 | 47 | 2 | Yes |
| 68-pin (8 × 8 mm) QFN (Sawn) | 001-09618 | CY8C24994-24LTXI | 16 K | 1 K | –40 °C to +85 °C | 4 | 6 | 56 | 48 | 2 | Yes |
| 68-pin QFN (8 × 8 mm) (Sawn) (Tape and Reel) | | CY8C24994-24LTXIT | 16 K | 1 K | –40 °C to +85 °C | 4 | 6 | 56 | 48 | 2 | Yes |

Note: For die sales information, contact a local Cypress sales office or Field Applications Engineer (FAE).

Ordering Code Definitions



Thermal Rating: C = Commercial I = Industrial E = Extended

Note

^{41.} This part may be used for in-circuit debugging. It is NOT available for production.




Packaging Dimensions

This section illustrates the package specification for the CY8C24x94 PSoC devices, along with the thermal impedance for the package and solder reflow peak temperatures.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the emulator pod dimension drawings at http://www.cypress.com/design/MR10161.

Figure 16. 56-pin QFN (7 × 7 × 0.6 mm) LR56A/LQ56A 5.6 × 5.6 E-Pad (Sawn) Package Outline, 001-58740




NOTES:

- 1. MATCH AREA IS SOLDERABLE EXPOSED PAD
- 2. BASED ON REF JEDEC # MO-248
- 3. ALL DIMENSIONS ARE IN MILLIMETERS

001-58740 *C



Figure 17. 56-pin QFN (8 × 8 × 1.0 mm) LF56A/LY56A 4.5 × 5.21 E-Pad (Subcon Punch Type Pkg.) Package Outline, 001-12921



NOTES:

- 1. M HATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 0.162g
- 4. ALL DIMENSIONS ARE IN MM [MIN/MAX]
- 5. PACKAGE CODE

| PART # | DESCRIPTION |
|--------|-------------|
| LF56A | STANDARD |
| LY56A | PB-FREE |

001-12921 *C

Figure 18. 56-pin QFN (8 × 8 × 1.0 mm) LT56B 4.5 × 5.2 E-Pad (Sawn) Package Outline, 001-53450







Figure 19. 68-pin QFN (8 × 8 × 1.0 mm) LT68 5.7 × 5.7 E-Pad (Sawn Type) Package Outline, 001-09618




NOTES:

- 1. MATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 17 \pm 2mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-09618 *E



Figure 20. 100-ball VFBGA (6 × 6 × 1.0 mm) BZ100 Package Outline, 51-85209



51-85209 *F

Document Number: 38-12018 Rev. AM Page 56 of 72






Figure 21. 100-pin TQFP (14 × 14 × 1.4 mm) A100SA Package Outline, 51-85048

51-85048 *J

Important Note

- For information on the preferred dimensions for mounting QFN packages, see the Application Note, Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages available at http://www.amkor.com.
- Pinned vias for thermal conduction are not required for the low power PSoC device.



Acronyms

Acronyms Used

The following table lists the acronyms that are used in this document.

| Acronym | Description | Acronym | Description |
|---------|---|-------------------|---|
| AC | alternating current | MIPS | million instructions per second |
| ADC | analog-to-digital converter | OCD | on-chip debug |
| API | application programming interface | PCB | printed circuit board |
| CMOS | complementary metal oxide semiconductor | PDIP | plastic dual-in-line package |
| CPU | central processing unit | PGA | programmable gain amplifier |
| CRC | cyclic redundancy check | POR | power-on reset |
| СТ | continuous time | PPOR | precision power-on reset |
| DAC | digital-to-analog converter | PRS | pseudo-random sequence |
| DC | direct current | PSoC [®] | Programmable System-on-Chip™ |
| DTMF | dual-tone multi-frequency | PWM | pulse-width modulator |
| EEPROM | electrically erasable programmable read-only memory | QFN | quad flat no leads |
| GPIO | general purpose I/O | SAR | successive approximation register |
| ICE | in-circuit emulator | SC | switched capacitor |
| IDE | integrated development environment | SLIMO | slow IMO |
| ILO | internal low-speed oscillator | SOIC | small-outline integrated circuit |
| IMO | internal main oscillator | SPI™ | serial peripheral interface |
| I/O | input/output | SRAM | static random-access memory |
| IrDA | infrared data association | SROM | supervisory read-only memory |
| ISSP | In-System Serial Programming | TQFP | thin quad flat pack |
| LCD | liquid crystal display | UART | universal asynchronous receiver / transmitter |
| LED | light-emitting diode | USB | universal serial bus |
| LPC | low power comparator | VFBGA | very fine-pitch ball grid array |
| LVD | low-voltage detect | WDT | watchdog timer |
| MAC | multiply-accumulate | XRES | external reset |
| MCU | microcontroller unit | | • |

Document Number: 38-12018 Rev. AM Page 58 of 72



Document Conventions

Units of Measure

| Symbol | Unit of Measure | Symbol | Unit of Measure |
|--------|-----------------|--------|-----------------|
| °C | degree Celsius | mV | millivolt |
| dB | decibels | nA | nanoampere |
| fF | femtofarad | ns | nanosecond |
| kHz | kilohertz | nV | nanovolt |
| kΩ | kilohms | Ω | ohms |
| MHz | megahertz | pA | picoampere |
| μА | microampere | pF | picofarad |
| μS | microsecond | ps | picosecond |
| μV | microvolt | % | percent |
| mA | milliampere | rt-Hz | root hertz |
| mm | millimeter | V | volt |
| ms | millisecond | W | watt |

Numeric Conventions

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, '01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are decimal.

Glossary

active high 6. A logic signal having its asserted state as the logic 1 state.

7. A logic signal having the logic 1 state as the higher voltage of the two states.

analog blocks The b

The basic programmable opamp circuits. These are SC (switched capacitor) and CT (continuous time) blocks. These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more.

analog-to-digital (ADC)

A device that changes an analog signal to a digital signal of corresponding magnitude. Typically, an ADC converts a voltage to a digital number. The digital-to-analog (DAC) converter performs the reverse operation.

API (Application Programming Interface)

A series of software routines that comprise an interface between a computer application and lower level services and functions (for example, user modules and libraries). APIs serve as building blocks for programmers that create software applications.

asynchronous

A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal.

Bandgap reference

A stable voltage reference design that matches the positive temperature coefficient of VT with the negative temperature coefficient of VBE, to produce a zero temperature coefficient (ideally) reference.

bandwidth

- 1. The frequency range of a message or information processing system measured in hertz.
- 2. The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specifically as, for example, full width at half maximum.

bias

- 1. A systematic deviation of a value from a reference value.
- 2. The amount by which the average of a set of values departs from a reference value.
- 3. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.



| h | \sim | |
|---|--------|----|
| U | ()(; | ĸ. |

- 1. A functional unit that performs a single function, such as an oscillator.
- 2. A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or an analog PSoC block.

buffer

- 1. A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for IO operations, into which data is read, or from which
- 2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.
- 3. An amplifier used to lower the output impedance of a system.

bus

- 1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.
- 2. A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].
- 3. One or more conductors that serve as a common connection for a group of related devices.

clock

The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to synchronize different logic blocks.

comparator

An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements.

compiler

A program that translates a high level language, such as C, into machine language.

configuration space

In PSoC devices, the register space accessed when the XIO bit, in the CPU_F register, is set to '1'.

crystal oscillator

An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less sensitive to ambient temperature than other circuit components.

check (CRC)

cyclic redundancy A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as data compression.

A bi-directional set of signals used by a computer to convey information from a memory location to the central processing unit and vice versa. More generally, a set of signals used to convey data between digital functions.

debugger

data bus

A hardware and software system that allows the user to analyze the operation of the system under development. A debugger usually allows the developer to step through the firmware one step at a time, set break points, and

analyze memory.

dead band

A period of time when neither of two or more signals are in their active state or in transition.

digital blocks

The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC generator, pseudo-random number generator, or SPI.

digital-to-analog (DAC)

A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-to-digital (ADC) converter performs the reverse operation.

duty cycle

The relationship of a clock period high time to its low time, expressed as a percent.

emulator

Duplicates (provides an emulation of) the functions of one system with a different system, so that the second system appears to behave like the first system.



external reset (XRES)

An active high signal that is driven into the PSoC device. It causes all operation of the CPU and blocks to stop and return to a pre-defined state.

flash

An electrically programmable and erasable, non-volatile technology that provides users with the programmability and data storage of EPROMs, plus in-system erasability. Non-volatile means that the data is retained when power

is off.

Flash block

The smallest amount of Flash ROM space that may be programmed at one time and the smallest amount of Flash space that may be protected. A Flash block holds 64 bytes.

frequency

The number of cycles or events per unit of time, for a periodic function.

gain

The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually expressed in dB.

I²C

A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). I2C is an Inter-Integrated Circuit. It is used to connect low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I2C uses only two bi-directional pins, clock and data, both running at +5V and pulled high with resistors. The bus operates at 100 kbits/second in standard mode and 400 kbits/second in fast mode.

ICE

The in-circuit emulator that allows users to test the project in a hardware environment, while viewing the debugging device activity in a software environment (PSoC Designer).

input/output (I/O) A device that introduces data into or extracts data from a system.

interrupt

A suspension of a process, such as the execution of a computer program, caused by an event external to that process, and performed in such a way that the process can be resumed.

interrupt service routine (ISR)

A block of code that normal code execution is diverted to when the M8C receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in the program where it left normal program execution.

jitter

- 1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams.
- 2. The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.

low-voltage detect (LVD) A circuit that senses V_{DD} and provides an interrupt to the system when V_{DD} falls lower than a selected threshold.

M8C

An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside a PSoC by interfacing to the Flash, SRAM, and register space.

master device

A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in width, the master device is the one that controls the timing for data exchanges between the cascaded devices and an external interface. The controlled device is called the slave device.

microcontroller

An integrated circuit chip that is designed primarily for control systems and products. In addition to a CPU, a microcontroller typically includes memory, timing circuits, and IO circuitry. The reason for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for general-purpose computation as is a microprocessor.

mixed-signal

The reference to a circuit containing both analog and digital techniques and components.



modulator A device that imposes a signal on a carrier.

noise 1. A disturbance that affects a signal and that may distort the information carried by the signal.

2. The random variations of one or more characteristics of any entity such as voltage, current, or data.

oscillator A circuit that may be crystal controlled and is used to generate a clock frequency.

parity A technique for testing transmitting data. Typically, a binary digit is added to the data to make the sum of all the

digits of the binary data either always even (even parity) or always odd (odd parity).

phase-locked loop (PLL)

An electronic circuit that controls an **oscillator** so that it maintains a constant phase angle relative to a reference

signal.

pinouts The pin number assignment: the relation between the logical inputs and outputs of the PSoC device and their

physical counterparts in the printed circuit board (PCB) package. Pinouts involve pin numbers as a link between

schematic and PCB design (both being computer generated files) and may also involve pin names.

port A group of pins, usually eight.

power on reset (POR)

A circuit that forces the PSoC device to reset when the voltage is lower than a pre-set level. This is one type of

hardware reset.

PSoC[®] Cypress Semiconductor's PSoC[®] is a registered trademark and Programmable System-on-Chip™ is a trademark

of Cypress.

PSoC Designer™ The software for Cypress' Programmable System-on-Chip technology.

pulse width modulator (PWM)

An output in the form of duty cycle which varies as a function of the applied measurand

RAM An acronym for random access memory. A data-storage device from which data can be read out and new data

can be written in.

register A storage device with a specific capacity, such as a bit or byte.

reset A means of bringing a system back to a know state. See hardware reset and software reset.

ROM An acronym for read only memory. A data-storage device from which data can be read out, but new data cannot

be written in.

serial 1. Pertaining to a process in which all events occur one after the other.

2. Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or

channel.

settling time The time it takes for an output signal or value to stabilize after the input has changed from one value to another.

shift register A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.

slave device A device that allows another device to control the timing for data exchanges between two devices. Or when

devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master

device.



SRAM An acronym for static random access memory. A memory device allowing users to store and retrieve data at a

high rate of speed. The term static is used because, after a value has been loaded into an SRAM cell, it remains

unchanged until it is explicitly altered or until power is removed from the device.

SROM An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate

circuitry, and perform Flash operations. The functions of the SROM may be accessed in normal user code,

operating from Flash.

stop bit A signal following a character or block that prepares the receiving device to receive the next character or block.

synchronous 1. A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.

2. A system whose operation is synchronized by a clock signal.

tristate A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any

value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit,

allowing another output to drive the same net.

UART A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.

user modules Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower

level Analog and Digital PSoC Blocks. User Modules also provide high level API (Application Programming

Interface) for the peripheral function.

user space The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal

program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during

the initialization phase of the program.

 V_{DD} A name for a power net meaning "voltage drain." The most positive power supply signal. Usually 5 V or 3.3 V.

V_{SS} A name for a power net meaning "voltage source." The most negative power supply signal.

watchdog timer A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.



Errata

This section describes the errata for the CY8C24x94 device. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability. Contact your local Cypress Sales Representative if you have questions.

Part Numbers Affected

| Part Number | |
|-------------|--|
| CY8C24x94 | |

CY8C24x94 Errata Summary

The following table defines the errata applicability to available devices.

| Items | Part Number |
|---|-------------|
| The DP line of the USB interface may pulse low when the PSoC device wakes from sleep causing an unexpected wake-up of the host computer. | CY8C24x94 |
| 2. Invalid Flash reads may occur if Vdd is pulled to -0.5 V just before power on. | CY8C24x94 |
| 3. PMA Index Register fails to auto-increment with CPU_Clock set to SysClk/1 (24 MHz). | CY8C24x94 |
| 4. The Internal Main Oscillator (IMO) frequency parameter (FIMO245V) may increase over a period of time during usage in the field and exceed the maximum spec limit of 24.96 MHz. | CY8C24x94 |

The DP line of the USB interface may pulse low when the PSoC device wakes from sleep causing an unexpected wake-up of the host computer.

■ PROBLEM DEFINITION

When the device is operating at 4.75 V to 5.25 V and the 3.3 V regulator is enabled, a short low pulse may be created on the DP signal line during device wake-up. The $15-20 \mu \text{s}$ low pulse of the DP line may be interpreted by the host computer as a deattach or the beginning of a wake-up.

■ TRIGGER CONDITION(S)

The bandgap reference voltage used by the 3.3 V regulator decreases during sleep due to leakage. Upon device wake up, the bandgap is reenabled and after a delay for settling, the 3.3 V regulator is enabled. On some devices the 3.3 V regulator that is used to generate the USB DP signal may be enabled before the bandgap is fully stabilized. This can cause a low pulse on the regulator output and DP signal line until the bandgap stabilizes. In applications where Vdd is 3.3 V, the regulator is not used and therefore the DP low pulse is not generated.

■ WORKAROUND

To prevent the DP signal from pulsing low, keep the bandgap enabled during sleep. The most efficient method is to set the No Buzz bit in the OSC_CR0 register. The No Buzz bit keeps the bandgap powered and output stable during sleep. Setting the No Buzz bit results in nominal 100 μ A increase to sleep current. Leaving the analog reference block enabled during sleep also resolves this issue because it forces the bandgap to remain enabled. An example for disabling the No Buzz bit is listed below.

Assembly

C

```
M8C_SetBank1
or reg[OSC_CR0], 0x20
M8C_SetBank0

OSC CR0 |= 0x20;
```

2. Invalid Flash reads may occur if Vdd is pulled to -0.5 V just before power on.

■ PROBLEM DEFINITION

When Vdd of the device is pulled below ground just before power on, the first read from each 8K Flash page may be corrupted. This issue does not affect Flash page 0 because it is the selected page upon reset.

■ TRIGGER CONDITION(S)



When Vdd is pulled below ground before power on, an internal Flash reference may deviate from its nominal voltage. The reference deviation tends to result in the first Flash read from that page returning 0xFF. During the first read from each page, the reference is reset resulting in all future reads returning the correct value. A short delay of 5 μ s before the first real read provides time for the reference voltage to stabilize.

■ WORKAROUND

To prevent an invalid Flash read, a dummy read from each Flash page must occur before use of the pages. A delay of 5 µs must occur after the dummy read and before a real read. The dummy reads occurs as soon as possible and must be located in Flash page 0 before a read from any other Flash page. An example for reading a byte of memory from each Flash page is listed below. Placed it in boot.tpl and boot.asm immediately after the 'start.' label.



3. PMA Index Register fails to auto-increment with CPU_Clock set to SysClk/1 (24 MHz).

■ PROBLEM DEFINITION

When the device is operating at 4.75 to 5.25 V and the CPU_Clock is set to SysClk/1 (24 MHz), the USB PMA Index Register may fail to increment automatically when used in an OUT endpoint configuration at Full-Speed. When the application program attempts to use the bReadOutEP() function the first byte in the PMA buffer is always returned.

■ TRIGGER CONDITION(S)

An internal flip-flop hold problem associated with Index Register increment function. All reads of the associated RAM originate from the first byte. The hold problem has no impact on other circuits or functions within the device.

■ WORKAROUND

To make certain that the index register properly increments, set the CPU_Clock to SysClk/2 (12 MHz) during the read of the PMA buffer. An example for the clock adjustment method is listed below.

PSoC Designer™ 4.3 User Module workaround: PSoC Designer Release 4.3 and subsequent releases includes a revised full-speed USB User Module with the revised firmware work-around included (see example below).

```
;; 24 MHz read PMA workaround
;;
M8C SetBank1
mov A, reg[OSC CR0]
and A, 0xf8 ; clear the clock bits (briefly chg the cpu clk to 3 MHz)
or A, 0x02; will set clk to 12Mhz
mov reg[OSC CR0], A ; clk is now set at 12 MHz
M8C SetBank0
.loop:
   mov A, reg[PMA0_DR]; Get the data from the PMA space
   mov [X], A ; save it in data array
   inc X; increment the pointer
   dec [USB APITemp+1] ; decrement the counter
   jnz .loop ; wait for count to zero out
;;
;; 24MHz read PMA workaround (back to previous clock speed)
;;
pop A ; recover previous reg[OSC CR0] value
M8C SetBank1
mov reg[OSC CR0], A ; clk is now set at previous value
M8C SetBank0
;;
     end 24Mhz read PMA workaround
;;
```



4. The Internal Main Oscillator (IMO) frequency parameter (FIMO245V) may increase over a period of time during usage in the field and exceed the maximum spec limit of 24.96 MHz.

■ PROBLEM DEFINITION

When the device has been operating at 4.75 V to 5.25 V for a cumulatively long duration in the field, the IMO Frequency may slowly increase over the duration of usage in the field and eventually exceed the maximum spec limit of 24.96 MHz. This may affect applications that are sensitive to the max value of IMO frequency, such as those using UART communication and result in a functional failure.

■ TRIGGER CONDITION(S)

Very long (cumulative) usage of the device in the operating voltage range of 4.75V to 5.25V, with the IMO clock running continuously, could lead to the degradation. Higher power supply voltage and lower ambient temperature are worst-case conditions for the degradation.

■ WORKAROUND

Operating the device with the power supply voltage range of 3.0 V to 3.6 V, would avoid the degradation of IMO Frequency beyond the max spec limit of 24.96 MHz.

■ FIX STATUS

A new revision of the silicon, with a fix for this issue, is expected to be available from August 1st 2015.

Document Number: 38-12018 Rev. AM Page 67 of 72



Document History Page

| Document Title: CY8C24094/CY8C24794/CY8C24894/CY8C24994, PSoC [®] Programmable System-on-Chip™ Document Number: 38-12018 | | | | |
|---|---------|--------------------|--------------------|--|
| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
| ** | 133189 | NWJ | 01/27/2004 | New silicon and new document – Advance datasheet. |
| *A | 251672 | SFV | See ECN | First Preliminary datasheet. Changed title to encompass only the CY8C2479 because the CY8C24494 and CY8C24694 are not being offered by Cyprest |
| *B | 289742 | HMT | See ECN | Add standard DS items from SFV memo. Add Analog Input Mux on pinouts. MACs. Change 512 bytes of SRAM to 1 K. Add dimension key to package. Remove HAPI. Update diagrams, registers and specs. |
| *C | 335236 | HMT | See ECN | Add CY logo. Update CY copyright. Update new CY.com URLs. Re-add ISS programming pinout notation. Add Reflow Temp. table. Update features (MACOscillator, and voltage range), registers (INT_CLR2/MSK2, second MAC), ar specs. (Rext, IMO, analog output buffer). |
| *D | 344318 | HMT | See ECN | Add new color and logo. Expand analog arch. diagram. Fix I/O #. Update Electrical Specifications. |
| *E | 346774 | HMT | See ECN | Add USB temperature specifications. Make datasheet Final. |
| *F | 349566 | HMT | See ECN | Remove USB logo. Add URL to preferred dimensions for mounting MLF packages. |
| *G | 393164 | HMT | See ECN | Add new device, CY8C24894 56-pin MLF with XRES pin. Add Fimousb3v characteristics. Upgrade to CY Perform logo and update corporate address and copyright. |
| *H | 469243 | HMT | See ECN | Add ISSP note to pinout tables. Update typical and recommended Storage Temperature per industrial specs. Update Low Output Level maximum I/OL budget. Add FLS_PR1 to Register Map Bank 1 for users to specify which Flas bank should be used for SROM operations. Add two new devices for a 68-p QFN and 100-ball VFBGA under RPNs: CY8C24094 and CY8C24994. Add to packages for 68-pin QFN. Add OCD non-production pinouts and package diagrams. Update CY branding and QFN convention. Add new Dev. Tool section. Update copyright and trademarks. |
| * | 561158 | HMT | See ECN | Add Low Power Comparator (LPC) AC/DC electrical spec. tables. Add CY8C20x34 to PSoC Device Characteristics table. Add detailed dimensions 56-pin QFN package diagram and update revision. Secure one package diagram/manufacturing per QFN. Update emulation pod/feet kit part number Fix pinout type-o per TestTrack. |
| *J | 728238 | НМТ | See ECN | Add CapSense SNR requirement reference. Update figure standards. Update Technical Training paragraphs. Add QFN package clarifications and dimensions. Update ECN-ed Amkor dimensioned QFN package diagram revision Reword SNR reference. Add new 56-pin QFN spec. |
| *K | 2552459 | AZIE / PYRS | 08/14/08 | Add footnote on AGND descriptions to avoid using P2[4] for digital signaling it may add noise to AGND. Remove reference to CMP_GO_EN1 in Map Bar 1 Table on Address 65; this register has no functionality on 24xxx. Add footnot on die sales. Add description 'Optional External Clock Input' on P1[4] to mate description of P1[4]. |
| *L | 2616550 | OGNE / PYRS | 12/05/08 | Updated Programmable Pin Configuration detail. Changed title from PSoC® Mixed-Signal Array to PSoC® Programmable System-on-Chip™ |
| *M | 2657956 | DPT / PYRS | 02/11/09 | Added package diagram 001-09618 and updated Ordering Information table |

Document Number: 38-12018 Rev. AM Page 68 of 72



Document History Page (continued)

| Document Title: CY8C24094/CY8C24794/CY8C24894/CY8C24994, PSoC [®] Programmable System-on-Chip™ Document Number: 38-12018 | | | | |
|---|---------|------------------------|--------------------|---|
| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
| *N | 2708135 | BRW | 05/18/2009 | Added Note in the Pin Information section on page 8. Removed reference to Hi-Tech Lite Compiler in the section Development Tools Selection on page 42. |
| *O | 2718162 | DPT | 06/11/2009 | Added 56-Pin QFN (Sawn) package diagram and updated ordering information |
| *P | 2762161 | RLRM | 09/10/2009 | Updated the following parameters: DC _{ILO,} F32K_U, F _{IMO6} , T _{POWERUP} , T _{ERASE_ALL} , T _{PROGRAM_HOT} , and T _{PROGRAM_COLD} . Added SR _{POWER_UP} parameter in AC specs table |
| *Q | 2768530 | RLRM | 09/24/09 | Ordering Information table: Changed XRES Pin value for CY8C24894-24LTX and CY8C24894-24LTXIT to 'Yes'. |
| *R | 2817938 | KRIS | 11/30/09 | Ordering Information: Updated CY8C24894-24LTXI and CY8C24894-24LTXI parts as Sawn and updated the Digital I/O and Analog Pin values Added Contents page. Updated 68 QFN package diagram (51-85124) |
| *S | 2846641 | RLRM | 1/12/10 | Added package diagram 001-58740 and updated Development Tools section |
| *T | 2867363 | ANUP | 01/27/10 | Modified Note 9 to remove voltage range 2.4 V to 3.0 V |
| *U | 2901653 | NJF | 03/30/2010 | Updated Cypress website links Added T _{XRST} , DC24M, T _{BAKETEMP} and T _{BAKETIME} parameters Removed reference to 2.4 V Removed sections 'Third Party Tools' 'Build a PSoC Emulator into your Boar Updated package diagrams Removed inactive parts from ordering information table. |
| *V | 2938528 | VMAD | 05/28/2010 | Updated content to match current style guide and datasheet template. No technical updates |
| *W | 3028596 | NJF | 09/20/10 | Added PSoC Device Characteristics table. Added DC I ² C Specifications table. Added F _{32K U} max limit. Added Tjit_IMO specification, removed existing jitter specifications. Updated Analog reference tables. Updated Units of Measure, Acronyms, Glossary, and References sections. Updated solder reflow specifications. No specific changes were made to AC Digital Block Specifications table and I ² C Timing Diagram. They were updated for clearer understanding. Updated Figure 12 since the labelling for y-axis was incorrect. Template and styles update. |
| *X | 3082244 | NXZ | 11/09/2010 | Sunset review; no updates. |
| *Y | 3111357 | BTK/NJF/ ARVM | 12/15/10 | Updated solder reflow specifications. Removed F _{IMQ6} spec from AC chip-level specifications table. Removed the following pruned parts from the ordering information table and their references in the datasheet. 1) CY8C24794-24LFXI 2) CY8C24794-24LFXIT 3) CY8C24894-24LFXI 4) CY8C24894-24LFXIT |
| *Z | 3126167 | BTK / ANBA / PKS | 01/03/11 | Updated ordering information. Removed the package diagram spec 51-85214 since there are no MPNs in the ordering information table that corresponds with this package. Updated ordering code definitions for clearer understanding. |
| AA | 3367463 | BTK / GIR | 09/22/11 | Updated V _{REFHI} values for parameter '0b100' under Table 19 on page 30. Updated text under Table 19 on page 30. The text "Pin must be left floating" is included under Description of NC pin in Table 4 on page 11, Table 6 on page 13, Table 7 on page 15, and Table 8 on page 17. Updated Table 38 on page 49 to give more clarity. |



Document History Page (continued)

| AC 3461872 CSAI 12/13/2011 Sunset review; no content update AD 3503402 PMAD 01/20/2012 Updated V _{QH} and V _{QL} section in Table 12. AE 3545509 PSAI 03/08/2012 Updated link to "Technical reference Manual". Updated Packaging Dimensions: spec 001-53450 - Changed revision from "B to "C. spec 001-93618 - Changed revision from "B to "C. spec 001-953450 - Changed revision from "B to "C. spec 001-95404 - Changed revision from "B to "C. spec 001-95740 - Changed revision from "E to "G. AG 3979302 CSAI 04/23/2013 Updated Packaging Dimensions: spec 001-55740 - Changed revision from "E to "A. Added Errata. AH 4074544 CSAI 07/23/2013 Updated Packaging Dimensions: Spec 001-56740 - Changed revision from "to "A. Added Errata Footnotes (Note 21, 23) Updated Electrical Specifications: Updated Dec Chip-Level Specifications: Added Note 21 and referred the same note in "Sleep Mode" in description from the same note in "Sleep Mode" in description from the same note in "Sleep Mode" in description from the same note in "Sleep Mode" in description from the same note in "Sleep Mode" in description from the same note in "Sleep Mode" in description from the same note in "Sleep Mode" in description from the same note in "Sleep Mode" in description from the same note in description of pin 19 and Updated for the same note in description of pin 19 and Updated for the same note in description of pin 19 and Updated for the same note in description of pin 7, pin pin 60. Updated Table 3: Added Note 3 and referred the same note in description of pin 7, pin pin 60. Updated 100-Ball VFBGA Part Pinout: Updated Table 6: Added Note 13 and referred the same note in caption of Table 6. Updated Table 6: Added Note 15 and referred the same note in caption of Table 6. Updated Table 6: Added Note 19 and referred the same note in caption of Table 8. Updated Table 6: Ad | Document Title: CY8C24094/CY8C24794/CY8C24894/CY8C24994, PSoC [®] Programmable System-on-Chip™ Document Number: 38-12018 | | | | |
|--|--|---------|--------|------------|---|
| AC 3461872 CSAI 12/13/2011 Sunset review; no content update AD 3503402 PMAD 01/20/2012 Updated V _{OH} and V _{OL} section in Table 12. AE 3545509 PSAI 03/08/2012 Updated link to "Technical reference Manual". AF 3862667 CSAI 01/09/2013 Updated Ordering Information (Updated part numbers). Updated Packaging Dimensions: spec 001-53/450 - Changed revision from "B to "C. spec 001-95/3450 - Changed revision from "B to "C. spec 001-95/3450 - Changed revision from "B to "C. spec 001-95/3450 - Changed revision from "E to "Q. AG 3979302 CSAI 04/23/2013 Updated Packaging Dimensions: spec 001-56/40 - Changed revision from "E to "Q. AG 3979302 CSAI 04/23/2013 Updated Packaging Dimensions: spec 001-56/40 - Changed revision from "E to "Q. Added Errata. Added Errata Footnotes (Note 21, 23) Updated Errata Footnotes (Note 21, 23) Updated De Chip-Level Specifications: Updated De Chip-Level Specifications: Added Note 21 and referred the same note in "Sleep Mode" in descrip Insparameters in Table 11. Updated De Chip-Level Specifications: Added Note 21 and referred the same note in VppOR0. VppOR1. VppOR parameters in Table 12. Updated Table 3: Added Note 23 and referred the same note in description of pin 19 and Updated 56-Pin Part Pinout: Updated Table 3: Updated Table 3: Added Note 8 and referred the same note in description of pin 19 and Updated 68-Pin Part Pinout: Updated 58-Pin Part Pinout: Updated 58-Pin Part Pinout: Updated 58-Pin Part Pinout: Updated 58-Pin Part Pinout: Updated 38-Pin Part Pinout: Updated 38-Pin Part Pinout: Updated 39-Pin Part Pi | Revision | ECN | | | Description of Change |
| AD 3503402 PMAD 01/20/2012 Updated V _{OH} and V _{OL} section in Table 12. AE 3545509 PSAI 03/08/2012 Updated link to "Technical reference Manual". AF 3862667 CSAI 01/09/2013 Updated Ordering Information (Updated part numbers). Updated Packaging Dimensions: spec 001-53450 - Changed revision from "B to "C. spec 001-53450 - Changed revision from "b to "C. spec 001-58048 - Changed revision from "b to "G. AG 3979302 CSAI 04/23/2013 Updated Packaging Dimensions: spec 001-58740 - Changed revision from "to "C. Added Errata. AH 4074544 CSAI 07/23/2013 Updated Electrical Specifications: Updated Errata Footnotes (Note 21, 23) Updated Electrical Specifications: Updated DC ChipL evel Specifications: Updated DC ChipL evel Specifications: Added Note 21 and referred the same note in "Sleep Mode" in descrip lag parameter in Table 11 Updated DC ChipL evel Specifications: Added Note 21 and referred the same note in VppOR0. VppOR1. VppOR Added Note 23 and referred the same note in VppOR0. VppOR1. VppOR Added Note 3 and referred the same note in description of pin 19 and Updated 36-Pin Part Pinout: Updated 36-Pin Part Pino | AB | 3404970 | MATT | 10/13/11 | Removed prune device CY8C24994-24BVXI from Ordering Information. |
| AE 3545509 PSAI 03/08/2012 Updated link to "Technical reference Manual". AF 3862667 CSAI 01/09/2013 Updated Ordering Information (Updated part numbers). Updated Packaging Dimensions: spec 001-53450 — Changed revision from "B to "C. spec 001-09818 — Changed revision from "D to "E. spec 51-85048 — Changed revision from "E to "G. AG 3979302 CSAI 04/23/2013 Updated Packaging Dimensions: spec 001-58740 — Changed revision from "E to "A. Added Errata. AH 4074544 CSAI 07/23/2013 Added Errata Footnotes (Note 21, 23) Updated Electrical Specifications: Updated DC Cletchical Characteristics: Updated DC Cletchical Characteristics: Updated DC CPE Celectrical Characteristics: Updated DC CPR and LVD Specifications: Added Note 23 and referred the same note in "Sleep Mode" in descrip fast parameters in Table 12. Updated DC POR and LVD Specifications: Added Note 23 and referred the same note in VPPOR0. VPPOR1. VPPOR parameters in Table 22. Added Note 23 and referred the same note in description of pin 19 and Updated 56-Pin Part Pinout: Updated Table 23: Added Note 8 and referred the same note in description of pin 19 and Updated 56-Pin Part Pinout: Updated Table 3: Added Note 8 and referred the same note in description of pin 7, pin pin 60. Updated 68-Pin Part Pinout (On-Chip Debug): Updated Table 6: Added Note 13 and referred the same note in caption of Table 6. Updated Table 67: Added Note 13 and referred the same note in caption of Table 7. Updated Table 67: Added Note 15 and referred the same note in caption of Table 6. Updated Table 67: Added Note 15 and referred the same note in caption of Table 7. Updated Table 67: Added Note 15 and referred the same note in caption of Table 7. Updated Table 67: Added Note 15 and referred the same note in caption of Table 7. Updated Table 67: Added Note 15 and referred the same note in caption of Table 7. Updated Table 67: Added Note 15 and referred the same note in caption of Table 8. Added Note 19 and referred the same note in caption of Table 8. Added Note 19 and referred the same n | AC | 3461872 | CSAI | 12/13/2011 | Sunset review; no content update |
| AF 3862667 CSAI 01/09/2013 Updated Ordering Information (Updated part numbers). Updated Packaging Dimensions: spec 001-53450 - Changed revision from "B to "C. spec 001-09818 - Changed revision from "D to "E. spec 51-85048 - Changed revision from "D to "E. spec 51-85048 - Changed revision from "E to "G. AG 3979302 CSAI 04/23/2013 Updated Packaging Dimensions: spec 001-58740 - Changed revision from ** to "A. Added Errata Footnotes (Note 21, 23) Updated Electrical Specifications: Updated DC Electrical Specifications: Updated DC Electrical Characteristics: Updated DC Cliph_Level Specifications: Added Note 21 and referred the same note in "Sleep Mode" in description for the specification of the | AD | 3503402 | PMAD | 01/20/2012 | Updated V _{OH} and V _{OL} section in Table 12. |
| Updated Packaging Dimensions: spec 001-53450 – Changed revision from "B to "C. spec 001-594618 – Changed revision from "D to "E. spec 51-85048 – Changed revision from "D to "E. spec 51-85048 – Changed revision from "E to "G. AG 3979302 CSAI 04/23/2013 Updated Packaging Dimensions: spec 001-58740 – Changed revision from "* to "A. Added Errata Added Errata Footnotes (Note 21, 23) Updated DC Electrical Specifications: Updated DC Electrical Specifications: Updated DC Electrical Characteristics: Updated DC Chip-Level Specifications: Added Note 21 and referred the same note in "Sleep Mode" in descrip Isp arameters in Table 11. Updated DC POR and LVD Specifications: Added Note 23 and referred the same note in V _{PPOR0} , V _{PPOR1} , V _{PPOF} parameters in Table 22. Updated Note 22 and referred the same note in Updated 56-Pin Part Pinout: Updated 56-Pin Part Pinout: Updated 56-Pin Part Pinout: Updated Table 2: Added Note 5 and referred the same note in description of pin 19 and Updated 78-Pin Part Pinout: Updated Table 3: Added Note 10 and referred the same note in description of pin 7, pin pin 60. Updated 68-Pin Part Pinout: Updated Table 5: Added Note 10 and referred the same note in description of pin 7, pin pin 60. Updated Table 5: Added Note 13 and referred the same note in caption of Table 6. Updated Table 6: Added Note 15 and referred the same note in caption of Table 6. Updated Table 6: Added Note 15 and referred the same note in caption of Table 7. Updated Table 8: Added Note 15 and referred the same note in caption of Table 7. Updated Table 8: Added Note 19 and referred the same note in caption of Table 7. Updated Table 8: Added Note 19 and referred the same note in caption of Table 7. Updated Table 8: Added Note 19 and referred the same note in caption of Table 7. Updated Table 8: Added Note 19 and referred the same note in caption of Table 7. Updated Table 8: Added Note 19 and referred the same note in caption of Table 8. Updated Table 8: Added Note 19 and referred the same note in caption of Table 8. Updated T | AE | 3545509 | PSAI | 03/08/2012 | Updated link to 'Technical reference Manual'. |
| AG 3979302 CSAI 04/23/2013 Updated Packaging Dimensions: spec 51-85048 – Changed revision from "b to "C. spec 51-85048 – Changed revision from "b to "G. AG 3979302 CSAI 04/23/2013 Updated Packaging Dimensions: spec 01-58740 – Changed revision from ** to *A. Added Errata. AH 4074544 CSAI 07/23/2013 Added Errata Footnotes (Note 21, 23) Updated Electrical Specifications: Updated DC Electrical Characteristics: Updated DC Chip-Level Specifications: Added Note 21 and referred the same note in "Sleep Mode" in descrip lsp parameters in Table 11. Updated DC PCP and LVD Specifications: Added Note 23 and referred the same note in VppOR0, VppOR1, VppOR parameters in Table 22. Updated Note Por Part Pinout: Updated Table 2: Added Note 5 and referred the same note in description of pin 19 and Updated 56-Pin Part Pinout: Updated Table 3: Added Note 5 and referred the same note in description of pin 19 and Updated 68-Pin Part Pinout: Updated 18-Pin Part Pinout: Updated 68-Pin Part Pinout: Updated 68-Pin Part Pinout: Updated 68-Pin Part Pinout: Updated 18-Pie 5: Added Note 10 and referred the same note in description of pin 7, pin pin 60. Updated 100-Ball VFBGA Part Pinout: Updated Table 6: Added Note 13 and referred the same note in caption of Table 6. Updated Table 6: Added Note 15 and referred the same note in caption of Table 6. Updated Table 7: Added Note 15 and referred the same note in caption of Table 7. Updated Table 8: Added Note 15 and referred the same note in caption of Table 7. Updated Table 8: Added Note 17 and referred the same note in caption of Table 7. Updated Table 8: Added Note 19 and referred the same note in caption of Table 7. Updated Table 8: Added Note 19 and referred the same note in caption of Table 7. Updated Table 8: Added Note 19 and referred the same note in caption of Table 7. Updated Table 8: Added Note 19 and referred the same note in caption of Table 7. Updated Table 8: Added Note 19 and referred the same note in caption of Table 8. Updated Table 9: Added Note 19 and referred the same note i | AF | 3862667 | CSAI | 01/09/2013 | Updated Ordering Information (Updated part numbers). |
| spec 001-58740 — Changed revision from ** to *A. Added Errata. AH 4074544 CSAI 07/23/2013 Added Errata Footnotes (Note 21, 23) Updated DC Electrical Specifications: | | | | | spec 001-53450 – Changed revision from *B to *C. spec 001-09618 – Changed revision from *D to *E. |
| Updated DC Electrical Characteristics: Updated DC Chip-Level Specifications: Added Note 21 and referred the same note in "Sleep Mode" in description of parameters in Table 11. Updated DC PC and LVD Specifications: Added Note 23 and referred the same note in V _{PPOR0} , V _{PPOR1} , V _{PPOR1} , V _{PPOR1} , V _{PPOR2} , V _{PPOR3} , V _{PPOR4} , V _{PPOR5} , V _{PPOR5} , V _{PPOR6} | AG | 3979302 | CSAI | 04/23/2013 | spec 001-58740 – Changed revision from ** to *A. |
| Updated DC Electrical Characteristics: Updated DC Chip-Level Specifications: Added Note 21 and referred the same note in "Sleep Mode" in description parameter in Table 11. Updated DC POR and LVD Specifications: Added Note 23 and referred the same note in V _{PPOR0} , V _{PPOR1} , V _{PPOP} parameters in Table 22. Updated to new template. Updated 56-Pin Part Pinout: Updated Table 2: Added Note 5 and referred the same note in description of pin 19 and Updated 56-Pin Part Pinout (with XRES): Updated Table 3: Added Note 8 and referred the same note in description of pin 19 and Updated 68-Pin Part Pinout: Updated Table 4: Added Note 10 and referred the same note in description of pin 7, pin pin 60. Updated Table 5: Added Note 13 and referred the same note in description of pin 7, pin pin 60. Updated Table 5: Added Note 13 and referred the same note in caption of pin 7, pin pin 60. Updated Table 6: Added Note 13 and referred the same note in caption of pin 7, pin pin 60. Updated Table 6: Added Note 13 and referred the same note in caption of Table 6. Updated Table 6: Added Note 17 and referred the same note in caption of Table 7. Updated Table 8: Added Note 17 and referred the same note in caption of Table 7. Updated Table 8: Added Note 19 and referred the same note in caption of Table 8. Updated Table 8: Added Note 19 and referred the same note in caption of Table 8. Updated Table 8: Added Note 19 and referred the same note in caption of Table 8. Updated Table 8: Added Note 19 and referred the same note in caption of Table 8. Updated Table 8: Added Note 19 and referred the same note in caption of Table 8. Updated Table 8: Added Note 19 and referred the same note in caption of Table 8. Updated Table 8: Added Note 19 and referred the same note in caption of Table 8. Updated Table 8: Added Note 19 and referred the same note in caption of Table 8. Updated Table 8: Added Note 19 and referred the same note in caption of Table 8. Updated Table 8: Added Note 19 and referred the same note in caption of Table 9. Added Note 19 and re | АН | 4074544 | CSAI | 07/23/2013 | Updated Electrical Specifications: |
| Updated 56-Pin Part Pinout: Updated Table 2: Added Note 5 and referred the same note in description of pin 19 and Updated 56-Pin Part Pinout (with XRES): Updated Table 3: Added Note 8 and referred the same note in description of pin 19 and Updated 68-Pin Part Pinout: Updated Table 4: Added Note 10 and referred the same note in description of pin 7, pin pin 60. Updated 68-Pin Part Pinout (On-Chip Debug): Updated Table 5: Added Note 13 and referred the same note in description of pin 7, pin pin 60. Updated 100-Ball VFBGA Part Pinout: Updated Table 6: Added Note 15 and referred the same note in caption of Table 6. Updated Table 6: Added Note 15 and referred the same note in caption of Table 6. Updated 100-Ball VFBGA Part Pinout (On-Chip Debug): Updated 1able 7: Added Note 17 and referred the same note in caption of Table 7. Updated 100-Pin Part Pinout (On-Chip Debug): Updated 100-Pin Part Pinout (On-Chip Debug): Updated Table 8: Added Note 19 and referred the same note in caption of Table 8. Updated Packaging Dimensions: spec 001-12921 – Changed revision from *B to *C. spec 001-53450 – Changed revision from *C to *D. spec 51-85209 – Changed revision from *C to *D. | | | | | Updated DC Electrical Characteristics: Updated DC Chip-Level Specifications: Added Note 21 and referred the same note in "Sleep Mode" in description of ISB parameter in Table 11. Updated DC POR and LVD Specifications: Added Note 23 and referred the same note in VPPOR0, VPPOR1, VPPOR2 parameters in Table 22. Updated to new template. |
| I Spec 5 1-85048 – Changed revision from "G to "I. | AI | 4596835 | DIMA | 12/15/2014 | Updated 56-Pin Part Pinout: Updated Table 2: Added Note 5 and referred the same note in description of pin 19 and pin 50 Updated 56-Pin Part Pinout (with XRES): Updated Table 3: Added Note 8 and referred the same note in description of pin 19 and pin 50 Updated 68-Pin Part Pinout: Updated Table 4: Added Note 10 and referred the same note in description of pin 7, pin 20 an pin 60. Updated 68-Pin Part Pinout (On-Chip Debug): Updated Table 5: Added Note 13 and referred the same note in description of pin 7, pin 20 an pin 60. Updated 100-Ball VFBGA Part Pinout: Updated 100-Ball VFBGA Part Pinout: Updated Table 6: Added Note 15 and referred the same note in caption of Table 6. Updated 100-Ball VFBGA Part Pinout (On-Chip Debug): Updated Table 7: Added Note 17 and referred the same note in caption of Table 7. Updated 100-Pin Part Pinout (On-Chip Debug): Updated Table 8: Added Note 19 and referred the same note in caption of Table 8. Updated Packaging Dimensions: spec 001-12921 – Changed revision from *B to *C. spec 001-53450 – Changed revision from *C to *D. |
| Completing Sunset Review. AJ 4622083 SLAN 01/13/2015 Added More Information section. | Λ1 | 4622083 | QI ANI | 01/13/2015 | Completing Sunset Review. |



Document History Page (continued)

| | Document Title: CY8C24094/CY8C24794/CY8C24894/CY8C24994, PSoC [®] Programmable System-on-Chip [™] Document Number: 38-12018 | | | | |
|----------|---|--------------------|--------------------|---|--|
| Revision | ECN | Orig. of Change | Submission Date | Description of Change | |
| AK | 4684565 | PSI | 03/12/2015 | Updated Packaging Dimensions: spec 001-58740 – Changed revision from *A to *B. Updated Errata. | |
| AL | 5699855 | AESATP12 | 04/20/2017 | Updated logo and copyright. | |
| AM | 5638269 | RJVB | 07/04/2017 | Updated Electrical Specifications: Updated DC Electrical Characteristics: Updated DC Analog Reference Specifications: Updated description. Updated Packaging Dimensions: spec 001-58740 – Changed revision from *B to *C. | |

Document Number: 38-12018 Rev. AM Page 71 of 72



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Memory

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

Microcontrollers cypress.com/mcu
PSoC cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP| PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2004-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 8-bit Microcontrollers - MCU category:

Click to view products by Cypress manufacturer:

Other Similar products are found below:

CY8C20524-12PVXIT CY8C28433-24PVXIT MB95F012KPFT-G-SNE2 MB95F013KPMC-G-SNE2 MB95F263KPF-G-SNE2

MB95F264KPFT-G-SNE2 MB95F398KPMC-G-SNE2 MB95F478KPMC2-G-SNE2 MB95F562KPF-G-SNE2 MB95F564KPF-G-SNE2

MB95F634KPMC-G-SNE2 MB95F636KWQN-G-SNE1 MB95F696KPMC-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC1-G-SNE2 MC908JK1ECDWER MC9S08PT60AVLD R5F1076CMSPV0 C8051F389-B-GQ C8051F392-A-GMR C8051F580-IQR ISD-ES1600_USB_PROG 901015X SC705C8AE0VFBE STM8TL53G4U6 PIC16F877-04/P-B CY8C3MFIDOCK-125 403708R MB95F354EPF-G-SNE2 MB95F564KPFT-G-SNE2 MB95F564KWQN-G-SNE1 MB95F636KP-G-SH-SNE2 MB95F636KPMC-G-SNE2 MB95F636KPMC-G-SNE2 MB95F636KPMC-G-SNE2 MB95F636KPMC-G-SNE2 MB95F636KPMC-G-SNE2 MC908QY8CDWER MC9S08PT16AVLD MC9S08PT32AVLH MC9S08PT60AVLC MC9S08PT60AVLH C8051F500-IQR LC87F0G08AUJA-AH CP8361BT STM8S207C6T3 CG8421AF CYTMA445-48L0I36AA STM8L151G4Y6TR