

# EZ-Color™ HB LED Controller

### **Features**

#### ■ HB LED Controller

- Configurable Dimmers Support up to 16 Independent LED Channels
- 8-32 Bits of Resolution per Channel
- Dynamic Reconfiguration Enables LED Controller plus other Features; Battery Charging, Motor Control...

#### Visual Embedded Design, PSoC Express

- □ LED Based Express Drivers
  - Binning Compensation
  - Temperature Feedback
  - DMX512
- PrISM Modulation Technology
  - □ Reduces Radiated EMI
  - □ Reduces Low Frequency Blinking

#### ■ Powerful Harvard Architecture Processor

- M8C Processor Speeds to 24 MHz
- □ 3.0 to 5.25V Operating Voltage
- Operating Voltages down to 1.0V using On-Chip Switch Mode Pump (SMP)
- ☐ Industrial Temperature Range: -40°C to +85°C ■

#### **Programmable Pin Configurations**

- 25 mA Sink on all GPIO
- Pull up, Pull down, High Z, Strong, or Open Drain Drive Modes on all GPIO
- Up to eight Analog Inputs on GPIO
- □ Configurable Interrupt on all GPIO

#### Advanced Peripherals (PSoC Blocks)

- ☐ 16 Digital PSoC Blocks Provide:
  - 8 to 32-Bit Timers, Counters, and PWMs •

Up to 2 Full-Duplex UART

- Multiple SPI<sup>TM</sup> Masters or Slaves
- · Connectable to all GPIO Pins
- 12 Rail-to-Rail Analog PSoC Blocks Provide:
  - Up to 14-Bit ADCs
  - Up to 9-Bit DACs
  - Programmable Gain Amplifiers
  - Programmable Filters and Comparators
- Complex Peripherals by Combining Blocks

#### ■ Flexible On-Chip Memory


- ☐ 32K Flash Program Storage 50,000 Erase/Write Cycles
- □ 2K SRAM Data Storage
- In-System Serial Programming (ISSP)
- Partial Flash Updates
- □ Flexible Protection Modes
- □ EEPROM Emulation in Flash

#### ■ Complete Development Tools

- ☐ Free Development Software
  - PSoC Designer™
  - PSoC Express™
- Full-Featured, In-Circuit Emulator and Programmer
- ☐ Full Speed Emulation
- □ Complex Breakpoint Structure
- 128 KBytes Trace Memory



### Overview





### **EZ-Color Functional Overview**

Cypress' EZ-Color family of devices offers the ideal control solution for High Brightness LED applications requiring intelligent dimming control. EZ-Color devices combine the power and flexibility of PSoC (Programmable System-on-Chip™); with Cypress' PrISM (precise illumination signal modulation) modulation technology providing lighting designers a fully customizable and integrated lighting solution platform.

The EZ-Color family supports up to 16 independent LED channels with up to 32 bits of resolution per channel, enabling lighting designers the flexibility to choose the LED array size and color quality. PSoC Express software, with lighting specific drivers, can significantly cut development time and simplify implementation of fixed color points through temperature and LED binning compensation. EZ-Color's virtually limitless analog and digital customization allow for simple integration of features in addition to intelligent lighting, such as Battery Charging, Image Stabilization, and Motor Control during the development process. These features, along with Cypress' best-in-class quality and design support, make EZ-Color the ideal choice for intelligent HB LED control applications.

#### **Target Applications**

- LCD Backlight
- Large Signs
- General Lighting
- Architectural Lighting
- Camera/Cell Phone Flash
- Flashlights

#### The PSoC Core

The PSoC Core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO (General Purpose IO).

The M8C CPU core is a powerful processor with speeds up to 48 MHz, providing a four MIPS 8-bit Harvard architecture microprocessor. The CPU utilizes an interrupt controller with 25 vectors, to simplify programming of real time embedded events. Program execution is timed and protected using the included Sleep and Watch Dog Timers (WDT).

Memory encompasses 32 KB of Flash for program storage, 2 KB of SRAM for data storage, and up to 2 KB of EEPROM emulated using the Flash. Program Flash utilizes four protection levels on blocks of 64 bytes, allowing customized software IP protection. The EZ-Color family incorporates flexible internal clock generators, including a 24 MHz IMO (internal main oscillator) accurate

to 2.5% over temperature and voltage. The 24 MHz IMO can also be doubled to 48 MHz for use by the digital system. A low power 32 kHz ILO (internal low speed oscillator) is provided for the Sleep timer and WDT. If crystal accuracy is desired, the ECO (32.768 kHz external crystal oscillator) is available for use as a Real Time Clock (RTC) and can optionally generate a crystal-accurate 24 MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a System Resource), provide the flexibility to integrate almost any timing requirement into the EZ-Color device.

EZ-Color GPIOs provide connection to the CPU, digital and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on high level, low level, and change from last read.

### The Digital System

The Digital System is composed of 16 digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user module references. Digital peripheral configurations include those listed below.

- PrISM (8 to 32 bit)
- PWMs (8 to 32 bit)
- PWMs with Dead band (8 to 32 bit)
- Counters (8 to 32 bit)
- Timers (8 to 32 bit)
- UART 8 bit with selectable parity (up to 4)
- SPI master and slave (up to 4 each)
- I2C slave and multi-master (1 available as a System Resource)

Cyclical Redundancy Checker/Generator (8 to 32 bit)

- IrDA (up to 4)
- Generators (8 to 32 bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by EZ-Color device family. This allows you the optimum choice of system resources for your application. Family resources are shown in the table titled EZ-Color Device Characteristics on page 4.






Figure 1. Digital System Block Diagram

#### The Analog System

The Analog System is composed of 12 configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common EZ-Color analog functions (most available as user modules) are listed below.

- Analog-to-digital converters (up to 4, with 6- to 14-bit resolution, selectable as Incremental, Delta Sigma, and SAR)
- Filters (2, 4, 6, or 8 pole band-pass, low-pass, and notch) ■

Amplifiers (up to 4, with selectable gain to 48x)

■ Instrumentation amplifiers (up to 2, with selectable gain to 93x) ■ Comparators (up to 4, with 16 selectable thresholds)

- DACs (up to 4, with 6- to 9-bit resolution)
- Multiplying DACs (up to 4, with 6- to 9-bit resolution)
- High current output drivers (four with 40 mA drive as a Core Resource)
- 1.3V reference (as a System Resource)
- DTMF Dialer
- Modulators
- Correlators
- Peak Detectors
- Many other topologies possible

Analog blocks are provided in columns of three, which includes one CT (Continuous Time) and two SC (Switched Capacitor) blocks, as shown in the figure below.



P0[7] P0[6] P0[5] P0[3] P0[1] P0[0] P2[3] P2[1] P2[2] P2[0] **Array Input Configuration** ACI0[1:0] ACI1[1:0] ACI2[1:0] ACI3[1:0] Block Array ACB00 ACB01 ACB02 ACB03 ASC10 ASD11 ASC12 ASD13 ASD20 ASC21 ASC23 ASD22 Analog Reference AGNDIn Refln Interface to RefHi 🚤 Reference **Digital System** Generators RefLo AGND Bandgap M8C Interface (Address Bus, Data Bus, Etc.)

Figure 2. Analog System Block Diagram Additional System Resources

System Resources, some of which have been previously listed, provide additional capability useful to complete systems. Resources include a multiplier, decimator, switch mode pump, low voltage detection, and power on reset. Statements describing the merits of each system resource are presented below.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- Multiply accumulate (MAC) provides fast 8-bit multiplier with 32-bit accumulate, to assist in general math and digital filters.
- The decimator provides a custom hardware filter for digital signal, processing applications including the creation of Delta Sigma ADCs.
- The I2C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3 voltage reference provides an absolute reference for the analog system, including ADCs and DACs.
- An integrated switch mode pump (SMP) generates normal operating voltages from a single 1.2V battery cell, providing a low cost boost converter.



#### **EZ-Color Device Characteristics**

Depending on your EZ-Color device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 4 analog blocks. The following table lists the resources available for specific EZ-Color device groups. The device covered by this data sheet is shown in the highlighted row of the table.

Table 1. EZ-Color Device Characteristics

PSoC Part Number	LE D Channels	Digital 10	Digital Rows	Digital Blocks	An alog Inputs	An alog Outputs	Analog Columns	An alog Blocks	SRAM	Flash Sze	Cap Sense
CY8CLED04	4	56	1	4	48	2	2	6	1K	16K	Yes
CY8CLED08	8	44	2	8	12	4	4	12	256 Bytes	16K	No
CY8CLED16	16	64	4	16	12	4	4	12	2K	32K	No

### **Getting Started**

The quickest path to understanding the EZ-Color silicon is by reading this data sheet and using PSoC Express to create HB LED applications. This data sheet is an overview of the EZ-Color integrated circuit and presents specific pin, register, and electrical specifications.

For up-to-date Ordering, Packaging, and Electrical Specification information, reference the latest device data sheets on the web at <a href="http://www.cypress.com/ez-color.">http://www.cypress.com/ez-color.</a>

### **Development Kits**

Development Kits are available from the following distributors: Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store at <a href="http://www.onfulfillment.com/cypressstore/">http://www.onfulfillment.com/cypressstore/</a> contains development kits, C compilers, and all accessories for PSoC development. Click on **EZ-Color** to view a current list of available items.

#### **Technical Training Modules**

Free PSoC technical training modules are available for users new to PSoC. Training modules cover designing, debugging, advanced analog, CapSense, and HB LED. Go to <a href="http://www.cypress.com/techtrain">http://www.cypress.com/techtrain</a>.

#### Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant, go to the following Cypress support web site: http://www.cypress.com/support/cypros.cfm.

#### **Technical Support**

PSoC application engineers take pride in fast and accurate response. They can be reached with a 4-hour guaranteed response at http://www.cypress.com/support/login.cfm.

### **Application Notes**

A long list of application notes will assist you in every aspect of your design effort. To view the PSoC application notes, go to the <a href="http://www.cypress.com">http://www.cypress.com</a> web site and select Application Notes under the Design Resources list located in the center of the web page. Application notes are listed by date by default.



### **Development Tools**

PSoC Express is a high-level design tool for creating embedded systems with devices using Cypress's PSoC Mixed-Signal technology. With PSoC Express you create a complete embedded solution including all necessary on-chip peripherals, block configuration, interrupt handling and application software without writing a single line of assembly or C code.

PSoC Express solves design problems the way you think about the system:

- Select input and output devices based upon system requirements.
- Add a communications interface and define its interface to system (using registers).
- Define when and how an output device changes state based upon any and all other system devices.
- Based upon the design, automatically select one or more PSoC Mixed-Signal Controllers that match system requirements.

Figure 3. PSoC Express

To a position and po

### **PSoC Express Subsystems**

### Express Editor

The Express Editor allows you to create designs visually by dragging and dropping inputs, outputs, communication interfaces, and other design elements, and then describing the logic that controls them.

### Project Manager

The Project Manager allows you to work with your applications and projects in PSoC Express. A PSoC Express application is a top level container for projects and their associated files. Each project contains a design that uses a single PSoC device. An application can contain multiple projects so if you are creating an application that uses multiple PSoC devices you can keep all of the projects together in a single application.

Most of the files associated with a project are automatically generated by PSoC Express during the build process, but you can make changes directly to the custom.c and custom.h files and also add your own custom code to the project in the Project Manager.

### **Application Editor**

The Application Editor allows you to edit custom.c and custom.h as well as any C or assembly language source code that you add to your project. With PSoC Express you can create application software without writing a single line of assembly or C code, but you have a full featured application editor at your finger tips if you want it.

#### Build Manager

The Build Manager gives you the ability to build the application software, assign pins, and generate the data sheet, schematic, and BOM for your project.

#### **Board Monitor**

The Board Monitor is a debugging tool designed to be used while attached to a prototype board through a communication interface that allows you to monitor changes in the various design elements in real time.

The default communication for the board monitor is I<sup>2</sup>C. It uses the CY3240-I2USB I<sup>2</sup>C to USB Bridge Debugging/Communication Kit.

#### Tuners

A Tuner is a visual interface for the Board Monitor that allows you to view the performance of the HB LED drivers on your test board while your program is running, and manually override values and see the results.

#### **Hardware Tools**

#### In-Circuit Emulator

A low cost, high functionality ICE (In-Circuit Emulator) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of the USB port. The base unit is universal and will operate with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.

### I2C to USB Bridge

The I<sup>2</sup>C to USB Bridge is a quick and easy link from any design or application's I<sup>2</sup>C bus to a PC via USB for design testing, debugging and communication.



### **Document Conventions**

### **Acronyms Used**

The following table lists the acronyms that are used in this document.

Acronym	Description
AC	alternating current
ADC	analog-to-digital converter
API	application programming interface
CPU	central processing unit
СТ	continuous time
DAC	digital-to-analog converter
DC	direct current
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
FSR	full scale range
GPIO	general purpose IO
GUI	graphical user interface
НВМ	human body model
ICE	in-circuit emulator
ILO	internal low speed oscillator
IMO	internal main oscillator
Ю	input/output
IPOR	imprecise power on reset
LSb	least-significant bit
LVD	low voltage detect
MSb	most-significant bit
PC	program counter
PLL	phase-locked loop
POR	power on reset
PPOR	precision power on reset
PSoC™	Programmable System-on-Chip™
PWM	pulse width modulator
SC	switched capacitor
SLIMO	slow IMO
SMP	switch mode pump
SRAM	static random access memory

#### **Units of Measure**

A units of measure table is located in the Electrical Specifications section. Table 7 on page 15 lists all the abbreviations used to measure the PSoC devices.

### **Numeric Naming**

Hexidecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexidecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (e.g., 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.



### **Pin Information**


#### **Pinouts**

The CY8CLED16 device is available in three packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital IO. However, Vss, Vdd, SMP, and XRES are not capable of Digital IO.

#### 28-Pin Part Pinout

Table 2. 28-Pin Part Pinout (SSOP)

Pin	Tv	pe	Pin	B duffere	
No.	Digital	Analog	Name	Description	
1	Ю	®_ <b>I</b> //	P0[7]	Analog column mux input.	
2	10	Ю	P0[5]	Analog column mux input and column output.	
3	IO	Ю	P0[3]	Analog column mux input and column output.	
4	10	(3 I §	P0[1]	Analog column mux input.	
5	10		P2[7]		
6	10	9 1	P2[5]		
7	IO	I	P2[3]	Direct switched capacitor block input.	
8	Ю	3 I 3	P2[1]	Direct switched capacitor block input.	
9	Po	wer	SMP	Switch Mode Pump (SMP) connection to external components required.	
10	IO		P1[7]	I2C Serial Clock (SCL).	
11	10	8	P1[5]	I2C Serial Data (SDA).	
12	10	8 0	P1[3]		
13	Ю		P1[1]	Crystal (XTALin), I2C Serial Clock (SCL), ISSP-SCLK*.	
14	Po	wer	Vss	Ground connection.	
15	Ю		P1[0]	Crystal (XTALout), I2C Serial Data (SDA), ISSP-SDATA*.	
16	IO .		P1[2]		
17	Ю	\$ S	P1[4]	Optional External Clock Input (EXTCLK).	
18	10	8 3	P1[6]	.3	
19	In	out	XRES	Active high external reset with internal pull down.	
20	10	\$ L 8	P2[0]	Direct switched capacitor block input.	
21	Ю	∃	P2[2]	Direct switched capacitor block input.	
22	10		P2[4]	External Analog Ground (AGND).	
23	10	3 3	P2[6]	External Voltage Reference (VREF).	
24	10	I	P0[0]	Analog column mux input.	
25	10	10	P0[2]	Analog column mux input and column output.	
26	IO .	. IO	P0[4]	Analog column mux input and column output	
27	10	§ 1 €	P0[6]	Analog column mux input.	
28	Po	wer	Vdd	Supply voltage.	



**LEGEND**: A = Analog, I = Input, and O = Output.


<sup>\*</sup> These are the ISSP pins, which are not High Z at POR (Power On Reset).



### 48-Pin Part Pinouts

Table 3. 48-Pin Part Pinout (SSOP)

Pin	-	/pe	Pin	
No.	Digital	Analog	Name	Description
1	10	I	P0[7]	Analog column mux input.
2	Ю	Ю	P0[5]	Analog column mux input and column output.
3	10	Ю	P0[3]	Analog column mux input and column output.
4	Ю		P0[1]	Analog column mux input.
5	Ю	- 45	P2[7]	
6	Ю		P2[5]	
7	Ю	_ I ()	P2[3]	Direct switched capacitor block input.
8	IO IO		P2[1]	Direct switched capacitor block input.
9	10	- 8	P4[7]	
10	10		P4[5]	
11	10		P4[3]	
12	10	20	P4[1]	
13	Po	wer	SMP	Switch Mode Pump (SMP) connection to external components required.
14	10		P3[7]	
15	Ю	100	P3[5]	
16	Ю		P3[3]	
17	10	35	P3[1]	
18	Ю		P5[3]	
19	10	9.0	P5[1]	
20	Ю	- 8	P1[7]	I2C Serial Clock (SCL).
21	Ю		P1[5]	I2C Serial Data (SDA).
22	Ю	- 8	P1[3]	
23	Ю		P1[1]	Crystal (XTALin), I2C Serial Clock (SCL), ISSP-SCLK*.
24	Po	wer	Vss	Ground connection.
25	Ю	1.0	P1[0]	Crystal (XTALout), I2C Serial Data (SDA), ISSP-SDATA*.
26	10	- 33	P1[2]	
27	Ю		P1[4]	Optional External Clock Input (EXTCLK).
28	10		P1[6]	
29	10		P5[0]	
30	10	17	P5[2]	
31	10		P3[0]	
32	Ю		P3[2]	
33	10		P3[4]	
34	Ю		P3[6]	
35	ln	put	XRES	Active high external reset with internal pull down.
36	Ю	8	P4[0]	
37	Ю		P4[2]	
38	Ю	- 83	P4[4]	
39	10		P4[6]	
40	Ю	L	P2[0]	Direct switched capacitor block input.
41	Ю	<b>−</b> + §	P2[2]	Direct switched capacitor block input.
42	Ю	100	P2[4]	External Analog Ground (AGND).
43	Ю	- 12	P2[6]	External Voltage Reference (VREF).
44	Ю	1	P0[0]	Analog column mux input.
45	Ю	Ю	P0[2]	Analog column mux input and column output.
46	. IO	Ю	P0[4]	Analog column mux input and column output.
47	Ю	L §	P0[6]	Analog column mux input.
48	Po	wer	Vdd	Supply voltage.



**LEGEND**: A = Analog, I = Input, and O = Output.

\* These are the ISSP pins, which are not High Z at POR (Power On Reset).






Table 4. 48-Pin Part Pinout (QFN\*\*)

Pin	Туре		Pin		
No.	Digital	Analog	Name	Description	
1	Ю	7 T	P2[3]	Direct switched capacitor block input.	
2	Ю	8 T %	P2[1]	Direct switched capacitor block input.	
3	IO		P4[7]		
4	Ю		P4[5]		
5	Ю	3 3	P4[3]		
6	Ю	8 8	P4[1]		
7	Po	wer	SMP	Switch Mode Pump (SMP) connection to external components required.	
8	Ю		P3[7]		
9	Ю		P3[5]		
10	Ю	8 - 8	P3[3]		
11	10		P3[1]		
12	10		P5[3]		
13	Ю		P5[1]		
14	Ю	§	P1[7]	I2C Serial Clock (SCL).	
15	IO I		P1[5]	I2C Serial Data (SDA).	
16	Ю		P1[3]		
17	Ю		P1[1]	Crystal (XTALin), I2C Serial Clock (SCL), ISSP-SCLK*.	
18	Pov	wer	Vss	Ground connection.	
19	Ю	1.7. S	P1[0]	Crystal (XTALout), I2C Serial Data (SDA), ISSP-SDATA*.	
20	Ю	9 8	P1[2]		
21	, IO		P1[4]	Optional External Clock Input (EXTCLK).	
22	Ю		P1[6]		
23	Ю	Y	P5[0]		
24	Ю	8 8	P5[2]		
25	IO .		P3[0]		
26	Ю		P3[2]		
27	Ю	\$ - 3	P3[4]		
28	Ю	8	P3[6]		
29	Inp	out	XRES	Active high external reset with internal pull down.	
30	Ю		P4[0]		
31	Ю		P4[2]		
32	Ю	9 9	P4[4]		
33	Ю		P4[6]		
34	IO	I	P2[0]	Direct switched capacitor block input.	
35	IO	I	P2[2]	Direct switched capacitor block input.	
36	Ю	3 3	P2[4]	External Analog Ground (AGND).	
37	IO .		P2[6]	External Voltage Reference (VREF).	
38	Ю	I	P0[0]	Analog column mux input.	
39	IO	IO	P0[2]	Analog column mux input and column output.	
40	Ю	Ю	P0[4]	Analog column mux input and column output.	
41	, IO	I	P0[6]	Analog column mux input.	
42	Pov	wer	Vdd	Supply voltage.	
43	Ю	S = 8	P0[7]	Analog column mux input.	
44	Ю	Ю	P0[5]	Analog column mux input and column output.	
45	Ю	IO	P0[3]	Analog column mux input and column output.	






Table 4. 48-Pin Part Pinout (QFN\*\*)

46	Ю	P0[1]	Analog column mux input.
47	Ю	P2[7]	
48	Ю	P2[5]	_

**LEGEND**: A = Analog, I = Input, and O = Output.

## Register Reference

### **Register Conventions**

Abbreviations Used

The register conventions specific to this section are listed in the following table.

Convention	Description					
R	Read register or bit(s)					
W	Write register or bit(s)					
L	Logical register or bit(s)					
С	Clearable register or bit(s)					
#	Access is bit specific					

### **Register Mapping Tables**

This chapter lists the registers of the CY8CLED16 EZ-Color device.

The device has a total register address space of 512 bytes. The register space is referred to as IO space and is divided into two banks. The XOI bit in the Flag register (CPU\_F) determines which bank the user is currently in. When the XOI bit is set the user is in Bank 1.

**Note** In the following register mapping tables, blank fields are reserved and should not be accessed.

Table 5. Register Map Bank 0 Table: User Space

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Acces	Name	Addr (0,Hex)	Acces
PRT0DR	00	RW	DBB20DR0	40	#	ASC10CR0	80	RW	RDI2RI	C0	RW
PRT0IE	01	RW	DBB20DR1	41	W	ASC10CR1	81	RW	RDI2SYN	C1	RW
PRT0GS	02	RW	DBB20DR2	42	RW	ASC10CR2	82	RW	RDI2IS	C2	RW
PRT0DM2	03	RW	DBB20CR0	43	#	ASC10CR3	83	RW	RDI2LT0	C3	RW
PRT1DR	04	RW	DBB21DR0	44	#	ASD11CR0	84	RW	RDI2LT1	C4	RW
PRT1IE	05	RW	DBB21DR1	45	W	ASD11CR1	85	RW	RDI2RO0	C5	RW
PRT1GS	06	RW	DBB21DR2	46	RW	ASD11CR2	86	RW	RDI2RO1	C6	RW
PRT1DM2	07	RW	DBB21CR0	47	#	ASD11CR3	87	RW		C7	
PRT2DR	08	RW	DCB22DR0	48	#	ASC12CR0	88	RW	RDI3RI	C8	RW
PRT2IE	09	RW	DCB22DR1	49	W	ASC12CR1	89	RW	RDI3SYN	C9	RW
PRT2GS	0A	RW	DCB22DR2	4A	RW	ASC12CR2	8A	RW	RDI3IS	CA	RW
PRT2DM2	0B	RW	DCB22CR0	4B	#	ASC12CR3	8B	RW	RDI3LT0	СВ	RW
PRT3DR	0C	RW	DCB23DR0	4C	#	ASD13CR0	8C	RW	RDI3LT1	CC	RW
PRT3IE	0D	RW	DCB23DR1	4D	W	ASD13CR1	8D	RW	RDI3RO0	CD	RW
PRT3GS	0E	RW	DCB23DR2	4E	RW	ASD13CR2	8E	RW	RDI3RO1	CE	RW
PRT3DM2	0F	RW	DCB23CR0	4F	#	ASD13CR3	8F	RW		CF	
PRT4DR	10	RW	DBB30DR0	50	#	ASD20CR0	90	RW	CUR_PP	D0	RW
PRT4IE	11	RW	DBB30DR1	51	W	ASD20CR1	91	RW	STK_PP	D1	RW
PRT4GS	12	RW	DBB30DR2	52	RW	ASD20CR2	92	RW		D2	
PRT4DM2	13	RW	DBB30CR0	53	#	ASD20CR3	93	RW	IDX_PP	D3	RW
PRT5DR	14	RW	DBB31DR0	54	#	ASC21CR0	94	RW	MVR_PP	D4	RW
PRT5IE	15	RW	DBB31DR1	55	W	ASC21CR1	95	RW	MVW_PP	D5	RW
PRT5GS	16	RW	DBB31DR2	56	RW	ASC21CR2	96	RW	I2C_CFG	D6	RW
PRT5DM2	17	RW	DBB31CR0	57	#	ASC21CR3	97	RW	I2C_SCR	D7	#
PRT6DR	18	RW	DCB32DR0	58	#	ASD22CR0	98	RW	I2C_DR	D8	RW
PRT6IE	19	RW	DCB32DR1	59	W	ASD22CR1	99	RW	I2C_MSCR	D9	#
PRT6GS	1A	RW	DCB32DR2	5A	RW	ASD22CR2	9A	RW	INT_CLR0	DA	RW
PRT6DM2	1B	RW	DCB32CR0	5B	#	ASD22CR3	9B	RW	INT_CLR1	DB	RW
PRT7DR	1C	RW	DCB33DR0	5C	#	ASC23CR0	9C	RW	INT_CLR2	DC	RW
PRT7IE	1D	RW	DCB33DR1	5D	W	ASC23CR1	9D	RW	INT_CLR3	DD	RW

Blank fields are Reserved and should not be accessed.

# Access is bit specific.

<sup>\*</sup> These are the ISSP pins, which are not High Z at POR (Power On Reset).

<sup>\*\*</sup> The QFN package has a center pad that must be connected to ground (Vss).



Table 5. Register Map Bank 0 Table: User Space (continued)

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Acces	Name	Addr (0,Hex)	Acces
PRT7GS	1E	RW	DCB33DR2	5E	RW	ASC23CR2	9E	RW	INT_MSK3	DE	RW
PRT7DM2	1F	RW	DCB33CR0	5F	#	ASC23CR3	9F	RW	INT_MSK2	DF	RW
DBB00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR1	21	W		61			A1		INT_MSK1	E1	RW
DBB00DR2	22	RW		62			A2		INT_VC	E2	RC
DBB00CR0	23	#	ARF_CR	63	RW		A3	8 8	RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4		DEC_DH	E4	RC
DBB01DR1	25	W	ASY_CR	65	#		A5		DEC_DL	E5	RC
DBB01DR2	26	RW	CMP_CR1	66	RW		A6	9 9	DEC_CR0	E6	RW
DBB01CR0	27	#		67			A7		DEC_CR1	E7	RW
DCB02DR0	28	#		68		MUL1_X	A8	W	MUL0_X	E8	W
DCB02DR1	29	W		69		MUL1_Y	A9	W	MUL0_Y	E9	W
DCB02DR2	2A	RW		6A		MUL1_DH	AA	R	MUL0_DH	EA	R
DCB02CR0	2B	#		6B		MUL1_DL	AB	R	MUL0_DL	EB	R
DCB03DR0	2C	#	TMP_DR0	6C	RW	ACC1_DR1	AC	RW	ACC0_DR1	EC	RW
DCB03DR1	2D	W	TMP_DR1	6D	RW	ACC1_DR0	AD	RW	ACC0_DR0	ED	RW
DCB03DR2	2E	RW	TMP_DR2	6E	RW	ACC1_DR3	AE	RW	ACC0_DR3	EE	RW
DCB03CR0	2F	#	TMP_DR3	6F	RW	ACC1_DR2	AF	RW	ACC0_DR2	EF	RW
DBB10DR0	30	#	ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
DBB10DR1	31	w	ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
DBB10DR2	32	RW	ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
DBB10CR0	33	#	ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
DBB11DR0	34	#	ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
DBB11DR1	35	w	ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
DBB11DR2	36	RW	ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
DBB11CR0	37	#	ACB01CR2	77	RW		B7		CPU_F	F7	RL
DCB12DR0	38	#	ACB02CR3	78	RW	RDI1RI	B8	RW		F8	
DCB12DR1	39	W	ACB02CR0	79	RW	RDI1SYN	B9	RW		F9	
DCB12DR2	3A	RW	ACB02CR1	7A	RW	RDI1IS	BA	RW		FA	
DCB12CR0	3B	#	ACB02CR2	7B	RW	RDI1LT0	ВВ	RW		FB	
DCB13DR0	3C	#	ACB03CR3	7C	RW	RDI1LT1	BC	RW		FC	
DCB13DR1	3D	W	ACB03CR0	7D	RW	RDI1RO0	BD	RW		FD	
DCB13DR2	3E	RW	ACB03CR1	7E	RW	RDI1RO1	BE	RW	CPU_SCR1	FE	#
DCB13CR0	3F	#	ACB03CR2	7F	RW		BF	$\overline{}$	CPU_SCR0	FF	#

Blank fields are Reserved and should not be accessed.

# Access is bit specific.

Table 6. Register Map Bank 1 Table: Configuration Space

Name	Addr(1,Hex)	Access	Name	Addr(1,Hex)	Access	Name	Addr(1,Hex)	Acces s	Name	Addr(1,Hex)	Acces
PRT0DM0	00	RW	DBB20FN	40	RW	ASC10CR0	80	RW	RDI2RI	C0	RW
PRT0DM1	01	RW	DBB20IN	41	RW	ASC10CR1	81	RW	RDI2SYN	C1	RW
PRT0IC0	02	RW	DBB20OU	42	RW	ASC10CR2	82	RW	RDI2IS	C2	RW
PRT0IC1	03	RW		43		ASC10CR3	83	RW	RDI2LT0	C3	RW
PRT1DM0	04	RW	DBB21FN	44	RW	ASD11CR0	84	RW	RDI2LT1	C4	RW
PRT1DM1	05	RW	DBB21IN	45	RW	ASD11CR1	85	RW	RDI2RO0	C5	RW
PRT1IC0	06	RW	DBB21OU	46	RW	ASD11CR2	86	RW	RDI2RO1	C6	RW
PRT1IC1	07	RW		47		ASD11CR3	87	RW	6 6	C7	
PRT2DM0	08	RW	DCB22FN	48	RW	ASC12CR0	88	RW	RDI3RI	C8	RW
PRT2DM1	09	RW	DCB22IN	49	RW	ASC12CR1	89	RW	RDI3SYN	C9	RW
PRT2IC0	0A	RW	DCB22OU	4A	RW	ASC12CR2	8A	RW	RDI3IS	CA	RW
PRT2IC1	0B	RW		4B		ASC12CR3	8B	RW	RDI3LT0	СВ	RW
PRT3DM0	0C	RW	DCB23FN	4C	RW	ASD13CR0	8C	RW	RDI3LT1	CC	RW
PRT3DM1	0D	RW	DCB23IN	4D	RW	ASD13CR1	8D	RW	RDI3RO0	CD	RW
PRT3IC0	0E	RW	DCB23OU	4E	RW	ASD13CR2	8E	RW	RDI3RO1	CE	RW
PRT3IC1	0F	RW		4F		ASD13CR3	8F	RW	i.	CF	
PRT4DM0	10	RW	DBB30FN	50	RW	ASD20CR0	90	RW	GDI_O_IN	D0	RW
PRT4DM1	11	RW	DBB30IN	51	RW	ASD20CR1	91	RW	GDI_E_IN	D1	RW
PRT4IC0	12	RW	DBB30OU	52	RW	ASD20CR2	92	RW	GDI_O_OU	D2	RW
PRT4IC1	13	RW		53		ASD20CR3	93	RW	GDI_E_OU	D3	RW
PRT5DM0	14	RW	DBB31FN	54	RW	ASC21CR0	94	RW	8 8	D4	
PRT5DM1	15	RW	DBB31IN	55	RW	ASC21CR1	95	RW		D5	
PRT5IC0	16	RW	DBB31OU	56	RW	ASC21CR2	96	RW	ă i	D6	
PRT5IC1	17	RW		57		ASC21CR3	97	RW		D7	

Blank fields are Reserved and should not be accessed.

# Access is bit specific.



Table 6. Register Map Bank 1 Table: Configuration Space (continued)

Name	Addr(1,Hex)	Access	Name	Addr(1,Hex)	Access	Name	Addr(1,Hex)	Acces s	Name	Addr(1,Hex)	Acces
PRT6DM0	18	RW	DCB32FN	58	RW	ASD22CR0	98	RW		D8	,
PRT6DM1	19	RW	DCB32IN	59	RW	ASD22CR1	99	RW	3	D9	
PRT6IC0	1A	RW	DCB32OU	5A	RW	ASD22CR2	9A	RW		DA	
PRT6IC1	1B	RW	1	5B		ASD22CR3	9B	RW	¥ .	DB	
PRT7DM0	1C	RW	DCB33FN	5C	RW	ASC23CR0	9C	RW		DC	
PRT7DM1	1D	RW	DCB33IN	5D	RW	ASC23CR1	9D	RW	OSC_GO_EN	DD	RW
PRT7IC0	1E	RW	DCB33OU	5E	RW	ASC23CR2	9E	RW	OSC_CR4	DE	RW
PRT7IC1	1F	RW	(	5F		ASC23CR3	9F	RW	OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1	9 4	OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
	23		AMD_CR0	63	RW		A3	5 5	VLT_CR	E3	RW
DBB01FN	24	RW		64			A4		VLT_CMP	E4	R
DBB01IN	25	RW		65			A5		N	E5	ē.
DBB01OU	26	RW	AMD_CR1	66	RW		A6		9 8	E6	
	27		ALT_CR0	67	RW		A7	8 7	DEC_CR2	E7	RW
DCB02FN	28	RW	ALT_CR1	68	RW		A8	8 0	IMO_TR	E8	W
DCB02IN	29	RW	CLK_CR2	69	RW		A9	3-0	ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA	9	BDG_TR	EA	RW
Ž.	2B			6B			AB		ECO_TR	EB	W
DCB03FN	2C	RW	TMP_DR0	6C	RW		AC	3	3	EC	
DCB03IN	2D	RW	TMP_DR1	6D	RW		AD			ED	
DCB03OU	2E	RW	TMP_DR2	6E	RW		AE	8 8	8	EE	
	2F		TMP_DR3	6F	RW		AF			EF	
DBB10FN	30	RW	ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
DBB10IN	31	RW	ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
DBB10OU	32	RW	ACB00CR1	72	RW	RDI0IS	B2	RW	8	F2	
	33		ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
DBB11FN	34	RW	ACB01CR3	74	RW	RDI0LT1	B4	RW	6	F4	1
DBB11IN	35	RW	ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
DBB11OU	36	RW	ACB01CR1	76	RW	RDI0RO1	B6	RW	Đ	F6	
	37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
DCB12FN	38	RW	ACB02CR3	78	RW	RDI1RI	B8	RW	8 8	F8	
DCB12IN	39	RW	ACB02CR0	79	RW	RDI1SYN	B9	RW		F9	
DCB12OU	3A	RW	ACB02CR1	7A	RW	RDI1IS	BA	RW	FLS_PR1	FA	RW
	3B		ACB02CR2	7B	RW	RDI1LT0	BB	RW	9	FB	
DCB13FN	3C	RW	ACB03CR3	7C	RW	RDI1LT1	BC	RW	i i	FC	3
DCB13IN	3D	RW	ACB03CR0	7D	RW	RDI1RO0	BD	RW	9 3	FD	
DCB13OU	3E	RW	ACB03CR1	7E	RW	RDI1RO1	BE	RW	CPU_SCR1	FE	#
8	3F		ACB03CR2	7F	RW		BF	5 6	CPU_SCR0	FF	#

Blank fields are Reserved and should not be accessed.

<sup>#</sup> Access is bit specific.



## **Electrical Specifications**

This chapter presents the DC and AC electrical specifications of the CY8CLED16 EZ-Color device. For the most up to date electrical specifications, confirm that you have the most recent data sheet by going to the web at <a href="http://www.cypress.com/ez-color.">http://www.cypress.com/ez-color.</a>

Specifications are valid for  $-40^{\circ}C \le T_A \le 85^{\circ}C$  and  $T_J \le 100^{\circ}C$ , except where noted. Refer to Table 23 for the electrical specifications on the internal main oscillator (IMO) using SLIMO mode.

SLIMO SLIMO 4.75 Vdd Voltage Vdd Voltage 3.60 3.00 3.00 93 kHz 12 MHz 24 MHz 93 kHz 6 MHz 12 MHz 24 MHz **IMO Frequency CPU Frequency** 

Figure 4. Voltage versus CPU Frequency, and IMO Frequency Trim Options

The following table lists the units of measure that are used in this chapter.

Table 7. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degree Celsius	μW	microwatts
dB	decibels	mA	milli-ampere
fF	femto farad	ms	milli-second
Hz	hertz	mV	milli-volts
KB	1024 bytes	nA	nanoampere
Kbit	1024 bits	ns	nanosecond
kHz	kilohertz	nV	nanovolts
kΩ	kilohm	Ω	ohm
MHz	megahertz	pA	picoampere
ΜΩ	megaohm	pF	picofarad
μА	microampere	рр	peak-to-peak
μF	microfarad	ppm	parts per million
μН	microhenry	ps	picosecond
μS	microsecond	sps	samples per second
μV	microvolts	σ	sigma: one standard deviation
μVrms	microvolts root-mean-square	V	volts



## **Absolute Maximum Ratings**

Table 8. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>STG</sub>	Storage Temperature	-55	25	+100	°C	Higher storage temperatures will reduce data retention time. Recommended storage temperature is +25°C ± 25°C. Extended duration storage temperatures above 65°C will degrade reliability.
TA	Ambient Temperature with Power Applied	-40	1 8	+85	°C	
Vdd	Supply Voltage on Vdd Relative to Vss	-0.5	- 8	+6.0	V	
V <sub>IO</sub>	DC Input Voltage	Vss - 0.5	. o	Vdd + 0.5	V	
$V_{IOZ}$	DC Voltage Applied to Tri-state	Vss - 0.5	-	Vdd + 0.5	٧	
Імю	Maximum Current into any Port Pin	-25	-	+50	mA	
I <sub>MAIO</sub>	Maximum Current into any Port Pin Configured as Analog Driver	-50	-	+50	mA	
ESD	Electro Static Discharge Voltage	2000	- :	-	V	Human Body Model ESD.
LU	Latch-up Current		- 70	200	mA	

## **Operating Temperature**

Table 9. Operating Temperature

Symbol	Description	Min	Тур	Max	Units	Notes
TA	Ambient Temperature	-40	-	+85	°C	
TJ	Junction Temperature	-40	-	+100		The temperature rise from ambient to junction is package specific. See "Thermal Impedances per Package" on page 36. The user must limit the power consumption to comply with this requirement.



### **DC Electrical Characteristics**

### DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 10. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd	Supply Voltage	3.00	-	5.25	V	See DC POR and LVD specifications, Table 3-15 on page 27.
l <sub>DD</sub>	Supply Current	-	8	14	mA	Conditions are 5.0V, $T_A = 25$ °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.366 kHz.
I <sub>DD3</sub>	Supply Current	-	5	9	mA	Conditions are Vdd = 3.3V, $T_A = 25$ °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.366 kHz.
I <sub>DDP</sub>	Supply current when IMO = 6 MHz using SLIMO mode.	-	2	3	mA	Conditions are Vdd = $3.3$ V, $T_A = 25$ °C, CPU = $0.75$ MHz, SYSCLK doubler disabled, VC1 = $0.375$ MHz, VC2 = $23.44$ kHz, VC3 = $0.09$ kHz.
I <sub>SB</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and internal slow oscillator active.	]-	3	10	μА	Conditions are with internal slow speed oscillator, Vdd = 3.3V, -40 $^{\circ}$ C $\leq$ T <sub>A</sub> $\leq$ 55 $^{\circ}$ C.
I <sub>SBH</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and internal slow oscillator active.	-	4	25	μА	Conditions are with internal slow speed oscillator, Vdd = 3.3V, 55 $^{\circ}$ C < T <sub>A</sub> $\leq$ 85 $^{\circ}$ C.
ISBXTL	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, internal slow oscillator, and 32 kHz crystal oscillator active.	-	4	12	μА	Conditions are with properly loaded, 1 $\mu$ W max, 32.768 kHz crystal. Vdd = 3.3V, -40 $^{\circ}$ C $\leq$ T <sub>A</sub> $\leq$ 55 $^{\circ}$ C.
I <sub>SBXTLH</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and 32 kHz crystal oscillator active.	-	5	27	μΑ	Conditions are with properly loaded, 1 $\mu$ W max, 32.768 kHz crystal. Vdd = 3.3V, 55 $^{\circ}$ C < T <sub>A</sub> $\leq$ 85 $^{\circ}$ C.
V <sub>REF</sub>	Reference Voltage (Bandgap)	1.28	1.3	1.32	V	Trimmed for appropriate Vdd.

#### DC General Purpose IO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 11. DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>PU</sub>	Pull up Resistor	4	5.6	8	kΩ	``
R <sub>PD</sub>	Pull down Resistor	4	5.6	8	kΩ	
Vон	High Output Level	Vdd - 1.0	-		V	IOH = 10 mA, Vdd = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined IOH budget.
V <sub>OL</sub>	Low Output Level	-	-	0.75	V	IOL = 25 mA, Vdd = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 150 mA maximum combined IOL budget.
VIL	Input Low Level	-	- 9	0.8	V	Vdd = 3.0 to 5.25.
VIH	Input High Level	2.1	9		V	Vdd = 3.0 to 5.25.
V <sub>H</sub>	Input Hysterisis	-	60		mV	
I <sub>IL</sub>	Input Leakage (Absolute Value)	-	1	- 6	nA	Gross tested to 1 μA.
C <sub>IN</sub>	Capacitive Load on Pins as Input	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.
C <sub>OUT</sub>	Capacitive Load on Pins as Output	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.

Document Number: 001-13105 Rev. \*\*



### DC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only.

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Capacitor PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 12. 5V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input Offset Voltage (absolute value)				1	
	Power = Low, Opamp Bias = High	ļ.	1.6	10	mV	
	Power = Medium, Opamp Bias = High	<b> </b> -	1.3	8	mV	
	Power = High, Opamp Bias = High	-	1.2	7.5	mV	
TCV <sub>OSOA</sub>	Average Input Offset Voltage Drift	-	7.0	35.0	μV/°C	
I <sub>EBOA</sub>	Input Leakage Current (Port 0 Analog Pins)	-	200	1	pA	Gross tested to 1 μA.
CINOA	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C.
Vсмоа	Common Mode Voltage Range. All Cases, except highest.	0.0 0.5	-	Vdd Vdd - 0.5	V V	
	Power = High, Opamp Bias = High			6 8		
CMRR <sub>OA</sub>	Common Mode Rejection Ratio	60	-	ė s	dB	
G <sub>OLOA</sub>	Open Loop Gain	80	-	<u>.</u>	dB	
V <sub>OHIGHOA</sub>	High Output Voltage Swing (internal signals)	Vdd01	-	-	V	
V <sub>OLOWOA</sub>	Low Output Voltage Swing (internal signals)	-	-	0.1	V	
I <sub>SOA</sub>	Supply Current (including associated AGND buffer)					
	Power = Low, Opamp Bias = Low	ļ.	150	200	μΑ	
	Power = Low, Opamp Bias = High	-	300	400	μΑ	
	Power = Medium, Opamp Bias = Low	-	600	800	μΑ	
	Power = Medium, Opamp Bias = High	-	1200	1600	μΑ	
	Power = High, Opamp Bias = Low	<b> </b> -	2400	3200	μА	
X.	Power = High, Opamp Bias = High		4600	6400	μΑ	
PSRR <sub>OA</sub>	Supply Voltage Rejection Ratio	67	80		dB	$ \begin{tabular}{ll} Vss \le VIN \le (Vdd - 2.25) \ or \ (Vdd - 1.25V) \le \\ VIN \le Vdd. \end{tabular} $

Table 13. 3.3V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input Offset Voltage (absolute value)					Ï
	Power = Low, Opamp Bias = High	-	1.65	10	mV	
	Power = Medium, Opamp Bias = High	-	1.32	8	mV	
	High Power is 5 Volts Only					
TCV <sub>OSOA</sub>	Average Input Offset Voltage Drift	-	7.0	35.0	μV/°C	Į.
I <sub>EBOA</sub>	Input Leakage Current (Port 0 Analog Pins)	-	200	1	pА	Gross tested to 1 μA.
C <sub>INOA</sub>	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C.
V <sub>CMOA</sub>	Common Mode Voltage Range	0	-	Vdd	V	
CMRROA	Common Mode Rejection Ratio	60	-	3	dB	8
G <sub>OLOA</sub>	Open Loop Gain	80	-	9	dB	
Vohighoa	High Output Voltage Swing (internal signals)	Vdd01	-	.0	V	Ţ
V <sub>OLOWOA</sub>	Low Output Voltage Swing (internal signals)	-	-	.01	V	ij.



Table 13. 3.3V DC Operational Amplifier Specifications (continued)

I <sub>SOA</sub>	Supply Current (including associated AGND buffer)					
	Power = Low, Opamp Bias = Low	-	150	200	μА	
	Power = Low, Opamp Bias = High	-	300	400	μА	
	Power = Medium, Opamp Bias = Low	-	600	800	μΑ	
	Power = Medium, Opamp Bias = High	-	1200	1600	μА	
	Power = High, Opamp Bias = Low	-	2400	3200	μА	
	Power = High, Opamp Bias = High	<u> </u> -	-	-		Not Allowed
PSRR <sub>OA</sub>	Supply Voltage Rejection Ratio	54	80		dB	$\label{eq:Vss}  \begin{tabular}{ll} $V$ss \le VIN \le (Vdd - 2.25)$ or $(Vdd - 1.25V) \le VIN$ \\ \le Vdd \end{tabular}$

#### DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 14. DC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
VREFLPC	Low power comparator (LPC) reference voltage range	0.2	-	Vdd - 1	V	
ISLPC	LPC supply current	-	10	40	μΑ	
V <sub>OSLPC</sub>	LPC voltage offset	-	2.5	30	mV	

### DC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}\text{C}$  and are for design guidance only.

Table 15. 5V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vosob	Input Offset Voltage (Absolute Value)	-	3	12	mV	
TCV <sub>OSOB</sub>	Average Input Offset Voltage Drift	-	+6	1	μV/°C	
V <sub>CMOB</sub>	Common-Mode Input Voltage Range	0.5	- 1	Vdd - 1.0	V	
R <sub>OUTOB</sub>	Output Resistance					
	Power = Low	<b> </b> -	ļ-	1	Ω	
	Power = High	-	-	1	Ω	,
Vоніднов	High Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High	0.5 x Vdd + 1.3 0.5 x Vdd + 1.3	-	-	V V	
Volowob	Low Output Voltage Swing (Load = 32 ohms to Vdd/2)  Power = Low  Power = High	-	-	0.5 x Vdd - 1.3 0.5 x Vdd - 1.3	V V	
I <sub>SOB</sub>	Supply Current Including Bias Cell (No Load) Power = Low Power = High	-	1.1 2.6	2	mA mA	
PSRR <sub>OB</sub>	Supply Voltage Rejection Ratio	40	64	-	dB	



Table 16. 3.3V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOB</sub>	Input Offset Voltage (Absolute Value)	-	3	12	mV	:
TCV <sub>OSOB</sub>	Average Input Offset Voltage Drift	-	+6	2 3	μV/°C	
V <sub>СМОВ</sub>	Common-Mode Input Voltage Range	0.5	-	Vdd - 1.0	V	
Rоитов	Output Resistance		0			
l .	Power = Low	-	ļ.	10	Ω	
	Power = High	-	-	10	Ω	
Vоніднов	High Output Voltage Swing (Load = 1k ohms to Vdd/2)			S 2		
l .	Power = Low	0.5 x Vdd	-	-	V	
l .	Power = High	+ 1.0	-	<b> </b> -	٧	
l .		0.5 x Vdd			l .	
=:		+ 1.0		85 8		
V <sub>OLOWOB</sub>	Low Output Voltage Swing (Load = 1k ohms to Vdd/2)					
l .	Power = Low	-	-	0.5 x Vdd	٧	
l .	Power = High	-	-	- 1.0	V	
l .				0.5 x Vdd	l .	
				- 1.0		
I <sub>SOB</sub>	Supply Current Including Bias Cell (No Load)					
l	Power = Low		0.8	1	mA	
4	Power = High	-	2.0	5	mA	
PSRR <sub>OB</sub>	Supply Voltage Rejection Ratio	60	64		dB	

#### DC Switch Mode Pump Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 17. DC Switch Mode Pump (SMP) Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>PUMP</sub> 5V	5V Output Voltage at Vdd from Pump	4.75	5.0	5.25	V	Configuration of footnote. Average, neglecting ripple. SMP trip voltage is set to 5.0V.
V <sub>PUMP</sub> 3V	3V Output Voltage at Vdd from Pump	3.00	3.25	3.60	V	Configuration of footnote. <sup>a</sup> Average, neglecting ripple. SMP trip voltage is set to 3.25V.
I <sub>РИМР</sub>	Available Output Current  V <sub>BAT</sub> = 1.5V, V <sub>PUMP</sub> = 3.25V  V <sub>BAT</sub> = 1.8V, V <sub>PUMP</sub> = 5.0V	8	-	-	mA mA	Configuration of footnote. <sup>a</sup> SMP trip voltage is set to 3.25V.  SMP trip voltage is set to 5.0V.
V <sub>BAT</sub> 5V	Input Voltage Range from Battery	1.8	1	5.0	V	Configuration of footnote. <sup>a</sup> SMP trip voltage is set to 5.0V.
V <sub>BAT</sub> 3V	Input Voltage Range from Battery	1.0	-	3.3	V	Configuration of footnote. <sup>a</sup> SMP trip voltage is set to 3.25V.
VBATSTART	Minimum Input Voltage from Battery to Start Pump	1.2	-	-	V	Configuration of footnote. OC $\leq$ $T_A \leq$ 100. 1.25V at $T_A =$ -40°C.
ΔV <sub>PUMP_Line</sub>	Line Regulation (over V <sub>BAT</sub> range)	-	5	3	%Vo	Configuration of footnote. Vo is the "Vdd Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 3-15 on page 27.
$\Delta V_{PUMP\_Loa}$ d	Load Regulation	-	5		%Vo	Configuration of footnote. Vois the Vdd Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 3-15 on page 27.
ΔV <sub>PUMP_Rip</sub>	Output Voltage Ripple (depends on capacitor/load)	-	100	-	mVpp	Configuration of footnote. a Load is 5 mA.
E <sub>3</sub>	Efficiency	35	50	-	%	Configuration of footnote. <sup>a</sup> Load is 5 mA. SMP trip voltage is set to 3.25V.




Table 17. DC Switch Mode Pump (SMP) Specifications (continued)

F <sub>PUMP</sub>	Switching Frequency	-	1.4	2 8	MHz	
DC <sub>PUMP</sub>	Switching Duty Cycle	-	50	2 0	%	

a.  $L_1$  = 2  $\mu H$  inductor,  $C_1$  = 10  $\mu F$  capacitor,  $D_1$  = Schottky diode. See Figure 5.

Figure 5. Basic Switch Mode Pump Circuit



### DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$   $T_A$   $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$   $T_A$   $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset

error of the AGND buffer local to the Analog Continuous Time PSoC block. Reference control power is high.

Table 18. 5V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Max	Units
$V_{BG5}$	Bandgap Voltage Reference 5V	1.28	1.30	1.32	V
3	AGND = Vdd/2 <sup>a</sup>		Vdd/2	Vdd/2 + 0.02	V
-	AGND = 2 x BandGap <sup>a</sup>	2.52	2.60	2.72	V
	AGND = P2[4] (P2[4] = Vdd/2) <sup>a</sup>	P2[4] - 0.013	P2[4]	P2[4] + 0.013	V
-	AGND = BandGap <sup>a</sup>	1.27	1.3	1.34	V
-	AGND = 1.6 x BandGap <sup>a</sup>	2.03	2.08	2.13	V
-	AGND Block to Block Variation (AGND = Vdd/2) <sup>a</sup>	-0.034	0.000	0.034	V
	RefHi = Vdd/2 + BandGap	Vdd/2 + 1.21	Vdd/2 + 1.3	Vdd/2 + 1.382	V
- 1	RefHi = 3 x BandGap	3.75	3.9	4.05	V
-	RefHi = 2 x BandGap + P2[6] (P2[6] = 1.3V)	P2[6] + 2.478	P2[6] + 2.6	P2[6] + 2.722	V
-	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	P2[4] + 1.218	P2[4] + 1.3	P2[4] + 1.382	V
-	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)	P2[4] + P2[6] - 0.058	P2[4] + P2[6]	P2[4] + P2[6] + 0.058	V
-	RefHi = 2 x BandGap	2.50	2.60	2.70	V
- 3	RefHi = 3.2 x BandGap	4.02	4.16	4.29	V
	RefLo = Vdd/2 - BandGap	Vdd/2 - 1.369	Vdd/2 - 1.30	Vdd/2 - 1.231	V
-	RefLo = BandGap	1.20	1.30	1.40	V
-	RefLo = 2 x BandGap - P2[6] (P2[6] = 1.3V)	2.489 - P2[6]	2.6 - P2[6]	2.711 - P2[6]	V
	RefLo = P2[4] - BandGap (P2[4] = Vdd/2)	P2[4] - 1.368	P2[4] - 1.30	P2[4] - 1.232	V
-	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)	P2[4] - P2[6] - 0.042	P2[4] - P2[6]	P2[4] - P2[6] + 0.042	V

a. AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is  $1.3V \pm 0.02V$ .



Table 19. 3.3V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Max	Units		
/ <sub>BG33</sub>	Bandgap Voltage Reference 3.3V	1.28	1.30	1.32	V		
AGND = Vdd/2 <sup>a</sup>		Vdd/2 - 0.02	Vdd/2	Vdd/2 + 0.02	V		
-	AGND = 2 x BandGap <sup>a</sup>		red	06060	195		
_	AGND = P2[4] (P2[4] = Vdd/2)	P2[4] - 0.009	P2[4]	P2[4] + 0.009	V		
	AGND = BandGap <sup>a</sup>	1.27	1.30	1.34	V		
	AGND = 1.6 x BandGap <sup>a</sup>	2.03	2.08	2.13	V		
- AGND Block to Block Variation (AGND = Vdd/2) <sup>a</sup>		-0.034	0.000	0.034	mV		
-	RefHi = Vdd/2 + BandGap	Not Allow	Not Allowed				
-	RefHi = 3 x BandGap	Not Allow	Not Allowed				
-	RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V)	Not Allow	Not Allowed				
-	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	Not Allow	red				
	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] + P2[6] - 0.042	P2[4] + P2[6]	P2[4] + P2[6] + 0.042	V		
-	RefHi = 2 x BandGap	2.50	2.60	2.70	V		
-	RefHi = 3.2 x BandGap	Not Allow	red		-1		
- 1	RefLo = Vdd/2 - BandGap	Not Allow	red				
	RefLo = BandGap	Not Allow	Not Allowed				
-	RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V)	Not Allow	Not Allowed				
	RefLo = P2[4] - BandGap (P2[4] = Vdd/2)	Not Allowed					
	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] - P2[6] - 0.036	P2[4] - P2[6]	P2[4] - P2[6] + 0.036	V		

a. AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is  $1.3V \pm 0.02V$ .

### DC Analog PSoC Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 20. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
RCT	Resistor Unit Value (Continuous Time)	- :	12.2	ā.	kΩ	
C <sub>SC</sub>	Capacitor Unit Value (Switch Cap)	-	80	-	fF	



### DC POR, SMP, and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 21. DC POR, SMP, and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
	Vdd Value for PPOR Trip (positive ramp)					
V <sub>PPOR0R</sub>	PORLEV[1:0] = 00b	1	2.91		V	
VPPOR1R	PORLEV[1:0] = 01b	-	4.39	-	٧	
V <sub>PPOR2R</sub>	PORLEV[1:0] = 10b		4.55		٧	
E:	Vdd Value for PPOR Trip (negative ramp)			- 1		ľ
V <sub>PPOR0</sub>	PORLEV[1:0] = 00b	1	2.82		V	
V <sub>PPOR1</sub>	PORLEV[1:0] = 01b	-	4.39	-	V	
V <sub>PPOR2</sub>	PORLEV[1:0] = 10b		4.55		٧	
.,	PPOR Hysteresis					
V <sub>PH0</sub>	PORLEV[1:0] = 00b	1	92	-	mV	
V <sub>PH1</sub>	PORLEV[1:0] = 01b	-	0	-	mV	
V <sub>PH2</sub>	PORLEV[1:0] = 10b		0	7	mV	
	Vdd Value for LVD Trip					
V <sub>LVD0</sub>	VM[2:0] = 000b	2.86	2.92	2.98 <sup>a</sup>	V	
V <sub>LVD1</sub>	VM[2:0] = 001b	2.96	3.02	3.08	V	
V <sub>LVD2</sub>	VM[2:0] = 010b	3.07	3.13	3.20	٧	
V <sub>LVD3</sub>	VM[2:0] = 011b	3.92	4.00	4.08	V	
V <sub>LVD4</sub>	VM[2:0] = 100b	4.39	4.48	4.57	V	
V <sub>LVD5</sub>	VM[2:0] = 101b	4.55	4.64	4.74 <sup>b</sup>	V V	
V <sub>LVD6</sub>	VM[2:0] = 110b	4.63	4.73	4.82	l v	
V <sub>LVD7</sub>	VM[2:0] = 111b	4.72	4.81	4.91	ľv	
	Vdd Value for SMP Trip	1				
V <sub>PUMP0</sub>	VM[2:0] = 000b	2.96	3.02	3.08	V	
V <sub>PUMP1</sub>	VM[2:0] = 001b	3.03	3.10	3.16	٧	
V <sub>PUMP2</sub>	VM[2:0] = 010b	3.18	3.25	3.32	V	
V <sub>PUMP3</sub>	VM[2:0] = 011b	4.11	4.19	4.28	V	
V <sub>PUMP4</sub>	VM[2:0] = 100b	4.55	4.64	4.74	V V	
V <sub>PUMP5</sub>	VM[2:0] = 101b	4.63	4.73	4.82	I v	
V <sub>PUMP6</sub>	VM[2:0] = 110b	4.72	4.82	4.91	ľv	
V <sub>PUMP7</sub>	VM[2:0] = 111b	4.90	5.00	5.10	v	

a. Always greater than 50 mV above PPOR (PORLEV = 00) for falling supply.

b. Always greater than 50 mV above PPOR (PORLEV = 10) for falling supply.



### DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only.

Table 22. DC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
I <sub>DDP</sub>	Supply Current During Programming or Verify	-	10	30	mA	ŝ
V <sub>ILP</sub>	Input Low Voltage During Programming or Verify	-	-	0.8	V	
$V_{IHP}$	Input High Voltage During Programming or Verify	2.2	-	-	V	
I <sub>ILP</sub>	Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify	-	-	0.2	mA	Driving internal pull-down resistor.
I <sub>IHP</sub>	Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify	-	-	1.5	mA	Driving internal pull-down resistor.
V <sub>OLV</sub>	Output Low Voltage During Programming or Verify	-	-	Vss + 0.75	V	
V <sub>OHV</sub>	Output High Voltage During Programming or Verify	Vdd - 1.0	2	Vdd	V	
Flash <sub>ENPB</sub>	Flash Endurance (per block)	50,000	-		-	Erase/write cycles per block.
Flash <sub>ENT</sub>	Flash Endurance (total) <sup>a</sup>	1,800,00 0	-	-	-	Erase/write cycles.
Flash <sub>DR</sub>	Flash Data Retention	10	-	-	Years	

a. A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles).

For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.



### **AC Electrical Characteristics**

#### AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only.

Note See the individual user module data sheets for information on maximum frequencies for user modules.

Table 23. AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>IMO24</sub>	Internal Main Oscillator Frequency for 24 MHz	23.4	24	24.6 <sup>a,b,c</sup>	MHz	Trimmed for 5V or 3.3V operation using factory trim values. See the figure on page 19. SLIMO Mode = 0.
F <sub>IMO6</sub>	Internal Main Oscillator Frequency for 6 MHz	5.75	6	6.35 <sup>a,b,c</sup>	MHz	Trimmed for 5V or 3.3V operation using factory trim values. See the figure on page 19. SLIMO Mode = 1.
F <sub>CPU1</sub>	CPU Frequency (5V Nominal)	0.93	24	24.6 <sup>a,b</sup>	MHz	
F <sub>CPU2</sub>	CPU Frequency (3.3V Nominal)	0.93	12	12.3 <sup>b,c</sup>	MHz	
F <sub>48M</sub>	Digital PSoC Block Frequency	0	48	49.2 <sup>a,b,d</sup>	MHz	Refer to the AC Digital Block Specifications below.
F <sub>24M</sub>	Digital PSoC Block Frequency	0	24	24.6 <sup>b, d</sup>	MHz	
F <sub>32K1</sub>	Internal Low Speed Oscillator Frequency	15	32	64	kHz	
F <sub>32K2</sub>	External Crystal Oscillator	-	32.768	·	kHz	Accuracy is capacitor and crystal dependent. 50% duty cycle.
F <sub>PLL</sub>	PLL Frequency	ļ-	23.986	1-	MHz	A multiple (x732) of crystal frequency.
Jitter24M2	24 MHz Period Jitter (PLL)	-	-	600	ps	
T <sub>PLLSLEW</sub>	PLL Lock Time	0.5	1	10	ms	
T <sub>PLLSLEWLOW</sub>	PLL Lock Time for Low Gain Setting	0.5	-	50	ms	
Tos	External Crystal Oscillator Startup to 1%	-	250	500	ms	
Tosacc	External Crystal Oscillator Startup to 100 ppm	-	300	600	ms	The crystal oscillator frequency is within 100 ppm of its final value by the end of the $T_{\text{OSBCC}}$ period. Correct operation assumes a properly loaded 1 uW maximum drive level 32.768 kHz crystal. $3.0V \leq Vdd \leq 5.5V, -40^{\circ}C \leq T_A \leq 85^{\circ}C.$
Jitter32k	32 kHz Period Jitter	1-	100		ns	
T <sub>XRST</sub>	External Reset Pulse Width	10	-	1	μS	
DC24M	24 MHz Duty Cycle	40	50	60	%	
Step24M	24 MHz Trim Step Size	-	50	1-	kHz	
Fout48M	48 MHz Output Frequency	46.8	48.0	49.2 <sup>a,c</sup>	MHz	Trimmed. Utilizing factory trim values.
Jitter24M1	24 MHz Period Jitter (IMO)	-	600		ps	
F <sub>MAX</sub>	Maximum frequency of signal on row input or row output.	-	1	12.3	MHz	
T <sub>RAMP</sub>	Supply Ramp Time	0	1-	1	μS	

a. 4.75V < Vdd < 5.25V.

b. Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.

c. 3.0V < Vdd < 3.6V. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on trimming for operation at 3.3V.

d. See the individual user module data sheets for information on maximum frequencies for user modules.






Figure 7. PLL Lock for Low Gain Setting Timing Diagram




Figure 8. External Crystal Oscillator Startup Timing Diagram




Figure 9. 24 MHz Period Jitter (IMO) Timing Diagram



Figure 10. 32 kHz Period Jitter (ECO) Timing Diagram






### AC General Purpose IO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only.

Table 24. AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>GPIO</sub>	GPIO Operating Frequency	0	- 0	12.3	MHz	Normal Strong Mode
TRiseF	Rise Time, Normal Strong Mode, Cload = 50 pF	3	- 8	18	ns	Vdd = 4.75 to 5.25V, 10% - 90%
TFallF	Fall Time, Normal Strong Mode, Cload = 50 pF	2	£ 1	18	ns	Vdd = 4.75 to 5.25V, 10% - 90%
TRiseS	Rise Time, Slow Strong Mode, Cload = 50 pF	10	27		ns	Vdd = 3 to 5.25V, 10% - 90%
TFallS	Fall Time, Slow Strong Mode, Cload = 50 pF	10	22	-	ns	Vdd = 3 to 5.25V, 10% - 90%

Figure 11. GPIO Timing Diagram



### AC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$   $T_A$   $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$   $T_A$   $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.

Power = High and Opamp Bias = High is not supported at 3.3V.



Table 25. 5V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROA</sub>	Rising Settling Time to 0.1% for a 1V Step (10 pF load, Unity Gain)			\$3		
	Power = Low, Opamp Bias = Low	<b> </b> -	-	3.9	μS	
	Power = Medium, Opamp Bias = High	ļ.	-	0.72	μS	
	Power = High, Opamp Bias = High	-	-	0.62	μS	
T <sub>SOA</sub>	Falling Settling Time to 0.1% for a 1V Step (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	<b> </b> -	-	5.9	μS	
	Power = Medium, Opamp Bias = High	ļ-	-	0.92	μS	
	Power = High, Opamp Bias = High	J-	1	0.72	μS	
SR <sub>ROA</sub>	Rising Slew Rate (20% to 80%) of a 1V Step (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.15	-	ļ.	V/μs	
	Power = Medium, Opamp Bias = High	1.7	-	ļ.	V/μs	
	Power = High, Opamp Bias = High	6.5	1-		V/μs	
SR <sub>FOA</sub>	Falling Slew Rate (20% to 80%) of a 1V Step (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.01	-	ļ.	V/μs	
	Power = Medium, Opamp Bias = High	0.5	-	ļ.	V/μs	
	Power = High, Opamp Bias = High	4.0			V/μs	
BW <sub>OA</sub>	Gain Bandwidth Product					
	Power = Low, Opamp Bias = Low	0.75	-	ļ-	MHz	
	Power = Medium, Opamp Bias = High	3.1	-	ļ-	MHz	
	Power = High, Opamp Bias = High	5.4	1-	-	MHz	
E <sub>NOA</sub>	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	I	100		nV/rt-Hz	

Table 26. 3.3V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROA</sub>	Rising Settling Time to 0.1% of a 1V Step (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	-	-	3.92	μS	
	Power = Medium, Opamp Bias = High	-	-	0.72	μS	
T <sub>SOA</sub>	Falling Settling Time to 0.1% of a 1V Step (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	-	-	5.41	μS	
10	Power = Medium, Opamp Bias = High	-	-	0.72	μS	
SR <sub>ROA</sub>	Rising Slew Rate (20% to 80%) of a 1V Step (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.31	-	-	V/μs	
	Power = Medium, Opamp Bias = High	2.7	-	<u> </u> -	V/μs	
SR <sub>FOA</sub>	Falling Slew Rate (20% to 80%) of a 1V Step (10 pF load, Unity Gain)			To the second		
	Power = Low, Opamp Bias = Low	0.24	-	-	V/μs	
8	Power = Medium, Opamp Bias = High	1.8	1-	1.	V/μs	
BW <sub>OA</sub>	Gain Bandwidth Product			T	$\overline{}$	
	Power = Low, Opamp Bias = Low	0.67	-	-	MHz	
9	Power = Medium, Opamp Bias = High	2.8	-	95	MHz	
E <sub>NOA</sub>	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	-	100		nV/rt-Hz	2



When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1k resistance and the external capacitor.




Figure 12. Typical AGND Noise with P2[4] Bypass

At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.




Figure 13. Typical Opamp Noise

### AC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 27. AC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>RLPC</sub>	LPC response time	-	-	50	μS	≥ 50 mV overdrive comparator reference set within V <sub>REFLPC</sub> .



### AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only.

Table 28. AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
All	Maximum Block Clocking Frequency (> 4.75V)			49.2	MHz	4.75V < Vdd < 5.25V.
Functions	Maximum Block Clocking Frequency (< 4.75V)			24.6	MHz	3.0V < Vdd < 4.75V.
Timer	Capture Pulse Width	50 <sup>a</sup>	Į <del>.</del>	-	ns	
	Maximum Frequency, No Capture		-	49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, With Capture	]-		24.6	MHz	
Counter	Enable Pulse Width	50 <sup>a</sup>	1	-	ns	
	Maximum Frequency, No Enable Input	-	1-	49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, Enable Input	-	1-	24.6	MHz	
Dead Band	Kill Pulse Width:	- 62		510	50	
	Asynchronous Restart Mode	20	1-	1-	ns	
	Synchronous Restart Mode	50 <sup>a</sup>	-	-	ns	
	Disable Mode	50 <sup>a</sup>	1	1	ns	
	Maximum Frequency		1-	49.2	MHz	4.75V < Vdd < 5.25V.
CRCPRS (PRS Mode)	Maximum Input Clock Frequency	-	-	49.2	MHz	4.75V < Vdd < 5.25V.
CRCPRS (CRC Mode)	Maximum Input Clock Frequency		-	24.6	MHz	
SPIM	Maximum Input Clock Frequency	-	-	8.2	MHz	Maximum data rate at 4.1 MHz due to 2 x over clocking.
SPIS	Maximum Input Clock Frequency	1	1	4.1	ns	
	Width of SS_ Negated Between Transmissions	50 <sup>a</sup>	-	9	ns	
Transmitter	Maximum Input Clock Frequency Vdd ≥ 4.75V, 2 Stop Bits	1-	-	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.
9		-	-	49.2	MHz	Maximum data rate at 6.15 MHz due to 8 x over clocking.
Receiver	Maximum Input Clock Frequency Vdd ≥ 4.75V, 2 Stop Bits	1-	-	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.
		-	-	49.2	MHz	Maximum data rate at 6.15 MHz due to 8 x over clocking.

a. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).



### AC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_{A} \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_{A} \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 29. 5V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROB</sub>	Rising Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	4	μS	
	Power = High	ļ-	-	4	μS	
T <sub>SOB</sub>	Falling Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	ļ.	-	3.4	μS	
	Power = High	<u> </u> -	-	3.4	μS	
SR <sub>ROB</sub>	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load					
	Power = Low	0.5	-	<b> </b> -	V/μs	
	Power = High	0.5		ļ	V/μs	
SR <sub>FOB</sub>	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load					
	Power = Low	0.55	-	<b> </b> -	V/μs	
	Power = High	0.55	-	-	V/μs	
BW <sub>OB</sub>	Small Signal Bandwidth, 20mV <sub>pp</sub> , 3dB BW, 100pF Load					
	Power = Low	0.8	-	<b> </b> -	MHz	
	Power = High	0.8	-	ļ	MHz	
BW <sub>OB</sub>	Large Signal Bandwidth, 1V <sub>pp</sub> , 3dB BW, 100pF Load					
	Power = Low	300	-	ļ.	kHz	
	Power = High	300	-	-	kHz	

Table 30. 3.3V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROB</sub>	Rising Settling Time to 0.1%, 1V Step, 100pF Load			0		
	Power = Low	-	-	4.7	μS	
	Power = High	-	-	4.7	μS	
T <sub>SOB</sub>	Falling Settling Time to 0.1%, 1V Step, 100pF Load		100			
	Power = Low	-	-	4	μS	
	Power = High	ļ		4	μS	
SR <sub>ROB</sub>	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load					
	Power = Low	.36	-	-	V/μs	
A	Power = High	.36	5 00	50 3	V/μs	
SR <sub>FOB</sub>	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load					
	Power = Low	.4	-	-	V/μs	
0	Power = High	.4			V/μs	
BW <sub>OB</sub>	Small Signal Bandwidth, 20mV <sub>pp</sub> , 3dB BW, 100pF Load					
	Power = Low	0.7	-	-	MHz	
	Power = High	0.7	<del>.</del>	<u>.</u> .	MHz	
BW <sub>OB</sub>	Large Signal Bandwidth, 1Vpp, 3dB BW, 100pF Load			3		
	Power = Low	200	-	-	kHz	
	Power = High	200		-	kHz	



### AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only.

Table 31. 5V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
FOSCEXT	Frequency	0.093	-	24.6	MHz	
<u></u>	High Period	20.6	-	5300	ns	
_	Low Period	20.6	-		ns	
_	Power Up IMO to Switch	150	-		μS	

Table 32. 3.3V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency with CPU Clock divide by 1	0.093	-	12.3	MHz	Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
F <sub>OSCEXT</sub>	Frequency with CPU Clock divide by 2 or greater	0.186	-	24.6	MHz	If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met.
-	High Period with CPU Clock divide by 1	41.7	-	5300	ns	
_	Low Period with CPU Clock divide by 1	41.7			ns	
=	Power Up IMO to Switch	150	-	-	μS	

### AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only.

Table 33. AC Programming Specifications

Symbol	Description		Тур	Max	Units	Notes
T <sub>RSCLK</sub>	Rise Time of SCLK	1	<u>.</u>	20	ns	
T <sub>FSCLK</sub>	Fall Time of SCLK		<del>.</del> []	20	ns	
T <sub>SSCLK</sub>	Data Set up Time to Falling Edge of SCLK	40	- 0	9	ns	
THSCLK	Data Hold Time from Falling Edge of SCLK	40	- 1		ns	
F <sub>SCLK</sub>	Frequency of SCLK	0	i ii	8 MHz		
T <sub>ERASEB</sub>	Flash Erase Time (Block)	-	10	- 0	ms	
T <sub>WRITE</sub>	Flash Block Write Time	-	10	9	ms	
T <sub>DSCLK</sub>	Data Out Delay from Falling Edge of SCLK	-	- 6	45	ns	Vdd > 3.6
T <sub>DSCLK3</sub>	Data Out Delay from Falling Edge of SCLK	-	1	50	ns	$3.0 \leq Vdd \leq 3.6$



## AC I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design quidance only.

Table 34. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins

		Standa	rd Mode	Fast	Mode		
Symbol	Description	Min Max Min		Min	Max	Units	Notes
F <sub>SCLI2C</sub>	SCL Clock Frequency	0	100	0	400	kHz	
T <sub>HDSTAI2C</sub>	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	-	0.6	-	μs	
T <sub>LOWI2C</sub>	LOW Period of the SCL Clock	4.7	-	1.3	-	μS	E
T <sub>HIGHI2C</sub>	HIGH Period of the SCL Clock	4.0	-	0.6	-	μS	25 143 143
T <sub>SUSTAI2C</sub>	Set-up Time for a Repeated START Condition	4.7	-	0.6	-	μS	
T <sub>HDDATI2C</sub>	Data Hold Time	0	-	0	-	μS	
T <sub>SUDATI2C</sub>	Data Set-up Time	250	-	100 <sup>a</sup>	-	ns	
T <sub>SUSTOI2C</sub>	Set-up Time for STOP Condition	4.0	-	0.6	-	μS	
T <sub>BUFI2C</sub>	Bus Free Time Between a STOP and START Condition	4.7	-	1.3	-	μS	As a second
T <sub>SPI2C</sub>	Pulse Width of spikes are suppressed by the input filter.	-	-	0	50	ns	

a. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement tsu;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.

SDA

TLOWI2C

TSUDATI2C

THDSTAI2C

TSUSTOI2C

P

SDA

TLOWI2C

TSUSTOI2C

TS

Figure 14. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus




## **Packaging Information**


This section illustrates the packaging specifications for the CY8CLED16 EZ-Color device, along with the thermal impedances for each package and the typical package capacitance on crystal pins.

**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at <a href="http://www.cypress.com/design/MR10161">http://www.cypress.com/design/MR10161</a>.

### **Packaging Dimensions**

Figure 15. 28-Lead (210-Mil) SSOP










Figure 17. 48-Lead (7x7 mm) QFN

#### NOTES:

- 1. W HATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 0.13g
- 4. ALL DIMENSIONS ARE IN MM [MIN/MAX]
- 5. PACKAGE CODE

PART#	DESCRIPTION
LF48A	STANDARD
LY48A	LEAD FREE

001-12919 \*A

**Important Note** For information on the preferred dimensions for mounting QFN packages, see the following Application Note at <a href="http://www.amkor.com/products/notes\_papers/MLFAppNote.pdf">http://www.amkor.com/products/notes\_papers/MLFAppNote.pdf</a>.

Important Note Pinned vias for thermal conduction are not required for the low-power PSoC device.



#### Thermal Impedances

Table 35. Thermal Impedances per Package

Package	Typical θ <sub>JA</sub> *
28 SSOP	04 °C/W
48 SSOP	94 °C/W 69 °C/W
48 QFN**	28 °C/W

<sup>\*</sup>  $T_J = T_A + POWER \times \theta_{JA}$ 

### **Capacitance on Crystal Pins**

Table 36. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
28 SSOP	2.8 pF
48 SSOP	3.3 pF
48 QFN	1.8 pF

#### **Solder Reflow Peak Temperature**

Following is the minimum solder reflow peak temperature to achieve good solderability.

Table 37. Solder Reflow Peak Temperature

Package	Minimum Peak Temperature*	Maximum Peak Temperature
28 SSOP	240°C	260°C
48 SSOP	220°C	260°C
48 QFN	220°C	260°C

<sup>\*</sup>Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220  $\pm\,5^{\circ}C$  with Sn-Pb or 245  $\pm\,5^{\circ}C$  with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.

### **Development Tool Selection**

#### **Software**

This section presents the development tools available for all current PSoC device families including the CY8CLED16 EZ-Color family.

#### PSoC Express<sup>TM</sup>

As the newest addition to the PSoC development software suite, PSoC Express is the first visual embedded system design tool that allows a user to create an entire PSoC project and generate a schematic, BOM, and data sheet without writing a single line of code. Users work directly with application objects such as LEDs, switches, sensors, and fans. PSoC Express is available free of charge at http://www.cypress.com/psocexpress.

#### PSoC Designer<sup>TM</sup>

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for half a decade. PSoC Designer is available free of charge at http://www.cypress.com/psocdesigner.

#### PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer or PSoC Express. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at <a href="http://www.cypress.com/psocprogrammer">http://www.cypress.com/psocprogrammer</a>.

#### CY3202-C iMAGEcraft C Compiler

CY3202 is the optional upgrade to PSoC Designer that enables the iMAGEcraft C compiler. It can be purchased from the Cypress Online Store. At <a href="http://www.cypress.com">http://www.cypress.com</a>, click the Online Store shopping cart icon at the bottom of the web page, and click PSoC (Programmable System-on-Chip) to view a current list of available items.

#### **Evaluation Tools**

All evaluation tools can be purchased from the Cypress Online Store.

#### CY3261A-RGB EZ-Color RGB Kit

The CY3261A-RGB board is a preprogrammed HB LED color mix board with seven pre-set colors using the CY8CLED16 EZ-Color HB LED Controller. The board is accompanied by a CD containing the color selector software application, PSoC Express 3.0 Beta 2, PSoC Programmer, and a suite of documents, schematics, and firmware examples. The color selector software application can be installed on a host PC and is used to control the EZ-Color HB LED controller using the included USB cable. The application enables you to select colors via a CIE 1931 chart or by entering coordinates. The kit includes:

- Training Board (CY8CLED16)
- One mini-A to mini-B USB Cable
- PSoC Express CD-ROM
- Design Files and Application Installation CD-ROM

  To program and tune this kit via PSoC Express 3.0 you must use
  a Mini Programmer Unit (CY3217 Kit) and a CY3240-I2CUSB kit.

<sup>\*\*</sup> To achieve the thermal impedance specified for the QFN package, the center thermal pad should be soldered to the PCB ground plane.



#### CY3210-MiniProg1

The CY3210-MiniProg1 kit allows a user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample
- 28-Pin CY8C27443-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample (2) ■

PSoC Designer Software CD

- Getting Started Guide
- USB 2.0 Cable

### **Device Programmers**

All device programmers can be purchased from the Cypress Online Store.

#### CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- 3 Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD

- Getting Started Guide
- USB 2.0 Cable

#### CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

**Note**: CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable

#### **Accessories (Emulation and Programming)**

Table 38. Emulation and Programming Accessories

Part #	Pin Package	Flex-Pod Kit <sup>a</sup>	Foot Kit <sup>b</sup>	Adapter <sup>c</sup>		
CY8CLED16-2 28PVXI	8 SSOP	CY3250-29XXX	CY3250-28 SSOP-FK	Adoptoro con ho		
CY8CLED16-4 48PVXI	8 SSOP	CY3250-29XXX	CY3250-48 SSOP-FK	Adapters can be found at http://www.emu-		
CY8CLED16-4 48LFXI	8 QFN	CY3250-29XXX QFN	CY3250-48 QFN-FK	lation.com.		

- a. Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.
- b. Foot kit includes surface mount feet that can be soldered to the target PCB.
- Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at http://www.emulation.com.

#### 3rd-Party Tools

Several tools have been specially designed by the following 3rd-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at <a href="http://www.cypress.com">http://www.cypress.com</a> under DESIGN RESOURCES >> Evaluation Boards.

#### Build a PSoC Emulator into Your Board

For details on how to emulate your circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, see Application Note "Debugging - Build a PSoC Emulator into Your Board - AN2323" at <a href="http://www.cypress.com/an2323">http://www.cypress.com/an2323</a>.



## **Ordering Information**


### **Key Device Features**

The following table lists the CY8CLED16 EZ-Color devices' key package features and ordering codes.

Table 39. Device Key Features and Ordering Information

Package	Ordering Code	Flash (Bytes)	RAM (Bytes)	Switch Mode Pump	Tem Perature Ran ge	Digital PSoC Blocks	An alog PSoC Blocks	Digital 10 Pins	Analog Inputs	Analog Outputs	XRES Pin
28 Pin (210 Mil) SSOP	CY8CLED16-28PVXI	32K	2K	Yes	-40C to +85C	16	12	24	12	4	Yes
28 Pin (210 Mil) SSOP (Tape and Reel)	CY8CLED16-28PVXIT	32K	2K	Yes	-40C to +85C	16	12	24	12	4	Yes
48 Pin (300 Mil) SSOP	CY8CLED16-48PVXI	32K	2K	Yes	-40C to +85C	16	12	44	12	4	Yes
48 Pin (300 Mil) SSOP (Tape and Reel)	CY8CLED16-48PVXIT	32K	2K	Yes	-40C to +85C	16	12	44	12	4	Yes
48 Pin QFN	CY8CLED16-48LFXI	32K	2K	Yes	-40C to +85C	16	12	44	12	4	Yes
48 Pin QFN (Tape and Reel)	CY8CLED16-48LFXIT	32K	2K	Yes	-40C to +85C	16	12	44	12	4	Yes

## **Ordering Code Definitions**





## **Document History**

Table 40. CY8CLED16 Data Sheet Revision History

Document T	Document Title: CY8CLED16 EZ-Color HB LED Controller								
Document N	Document Number: 001-13105								
Revision	ECN#	Issue Date	Origin of Change	Description of Change					
**	1148504	See ECN	SFVTMP3	New document (revision **).					
Distribution: External/Public Posting: None									

© Cypress Semiconductor Corporation, 2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

PSoC Designer™, Programmable System-on-Chip™, and PSoC Express™ are trademarks and PSoC® is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for LED Lighting Systems on a Chip - SoC category:

Click to view products by Cypress manufacturer:

Other Similar products are found below:

CY8CLED03D02-56LTXI CY8CLED16-48LTXI CY8CLED02-16SXI CY8CLED03D01-56LTXI CY8CLED04G01-56LTXI CY8CLED04-68LTXI CY8CLED03G01-56LTXI CY8CLED16-48PVXI CY8CLED08-48PVXI CY8CLED01D01-56LTXI CY8CLED04D0CD1-56LTXI CY8CLED08-48LFXI