## EZ-Color ${ }^{\text {TM }}$ HB LED Controller

## Features

- HB LED Controller
a Configurable Dimmers Support up to 16 Independent LED Channels
a 8-32 Bits of Resolution per Channel
a Dynamic Reconfiguration Enables LED Controller plus other Features; Battery Charging, Motor Control...
- Visual Embedded Design, PSoC Express
a LED Based Express Drivers
- Binning Compensation
- Temperature Feedback
- DMX512
- PrISM Modulation Technology
a Reduces Radiated EMI
a Reduces Low Frequency Blinking
- Powerful Harvard Architecture Processor
a M8C Processor Speeds to 24 MHz
a 3.0 to 5.25 V Operating Voltage
a Operating Voltages down to 1.0 V using On-Chip Switch Mode Pump (SMP)
- Industrial Temperature Range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.


## Programmable Pin Configurations

口 25 mA Sink on all GPIO
a Pull up, Pull down, High Z, Strong, or Open Drain Drive Modes on all GPIO
■ Up to eight Analog Inputs on GPIO
a Configurable Interrupt on all GPIO

- Advanced Peripherals (PSoC Blocks)
a 16 Digital PSoC Blocks Provide:
- 8 to 32-Bit Timers, Counters, and PWMs •

Up to 2 Full-Duplex UART

- Multiple SPITM Masters or Slaves
- Connectable to all GPIO Pins
- 12 Rail-to-Rail Analog PSoC Blocks Provide:
- Up to 14-Bit ADCs
- Up to 9-Bit DACs
- Programmable Gain Amplifiers
- Programmable Filters and Comparators
a Complex Peripherals by Combining Blocks
- Flexible On-Chip Memory
a 32K Flash Program Storage 50,000 Erase/Write Cycles
- 2K SRAM Data Storage

口 In-System Serial Programming (ISSP)
a Partial Flash Updates
a Flexible Protection Modes
a EEPROM Emulation in Flash

- Complete Development Tools
a Free Development Software
- PSoC Designer ${ }^{\text {TM }}$
- PSoC Express ${ }^{\text {™ }}$
a Full-Featured, In-Circuit Emulator and Programmer
a Full Speed Emulation
a Complex Breakpoint Structure
a 128 KBytes Trace Memory


## Overview



## EZ-Color Functional Overview

Cypress' EZ-Color family of devices offers the ideal control solution for High Brightness LED applications requiring intelligent dimming control. EZ-Color devices combine the power and flexibility of PSoC (Programmable System-on-Chip ${ }^{\text {TM }}$ ); with Cypress' PrISM (precise illumination signal modulation) modulation technology providing lighting designers a fully customizable and integrated lighting solution platform.
The EZ-Color family supports up to 16 independent LED channels with up to 32 bits of resolution per channel, enabling lighting designers the flexibility to choose the LED array size and color quality. PSoC Express software, with lighting specific drivers, can significantly cut development time and simplify implementation of fixed color points through temperature and LED binning compensation. EZ-Color's virtually limitless analog and digital customization allow for simple integration of features in addition to intelligent lighting, such as Battery Charging, Image Stabilization, and Motor Control during the development process. These features, along with Cypress' best-in-class quality and design support, make EZ-Color the ideal choice for intelligent HB LED control applications.

## Target Applications

- LCD Backlight
- Large Signs
- General Lighting
- Architectural Lighting
- Camera/Cell Phone Flash
- Flashlights


## The PSoC Core

The PSoC Core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO (General Purpose IO).
The M8C CPU core is a powerful processor with speeds up to 48 MHz , providing a four MIPS 8-bit Harvard architecture microprocessor. The CPU utilizes an interrupt controller with 25 vectors, to simplify programming of real time embedded events. Program execution is timed and protected using the included Sleep and Watch Dog Timers (WDT).
Memory encompasses 32 KB of Flash for program storage, 2 KB of SRAM for data storage, and up to 2 KB of EEPROM emulated using the Flash. Program Flash utilizes four protection levels on blocks of 64 bytes, allowing customized software IP protection. The EZ-Color family incorporates flexible internal clock generators, including a 24 MHz IMO (internal main oscillator) accurate
to $2.5 \%$ over temperature and voltage. The 24 MHz IMO can also be doubled to 48 MHz for use by the digital system. A low power 32 kHz ILO (internal low speed oscillator) is provided for the Sleep timer and WDT. If crystal accuracy is desired, the ECO (32.768 kHz external crystal oscillator) is available for use as a Real Time Clock (RTC) and can optionally generate a crystal-accurate 24 MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a System Resource), provide the flexibility to integrate almost any timing requirement into the EZ-Color device.
EZ-Color GPIOs provide connection to the CPU, digital and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on high level, low level, and change from last read.

## The Digital System

The Digital System is composed of 16 digital PSoC blocks. Each block is an 8 -bit resource that can be used alone or combined with other blocks to form $8,16,24$, and 32 -bit peripherals, which are called user module references. Digital peripheral configurations include those listed below.

- PrISM (8 to 32 bit)
- PWMs (8 to 32 bit)
- PWMs with Dead band (8 to 32 bit)
- Counters (8 to 32 bit)
- Timers (8 to 32 bit)
- UART 8 bit with selectable parity (up to 4 )
- SPI master and slave (up to 4 each)
- I2C slave and multi-master (1 available as a System Resource) -

Cyclical Redundancy Checker/Generator (8 to 32 bit)

- IrDA (up to 4)
- Generators (8 to 32 bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.
Digital blocks are provided in rows of four, where the number of blocks varies by EZ-Color device family. This allows you the optimum choice of system resources for your application. Family resources are shown in the table titled EZ-Color Device Characteristics on page 4.

## CY8CLED16

Figure 1. Digital System Block Diagram


## The Analog System

The Analog System is composed of 12 configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common EZ-Color analog functions (most available as user modules) are listed below.

- Analog-to-digital converters (up to 4, with 6- to 14-bit resolution, selectable as Incremental, Delta Sigma, and SAR)
- Filters (2, 4, 6, or 8 pole band-pass, low-pass, and notch) -

Amplifiers (up to 4, with selectable gain to 48x)

- Instrumentation amplifiers (up to 2, with selectable gain to $93 x$ ) -

Comparators (up to 4, with 16 selectable thresholds)

- DACs (up to 4 , with 6 - to 9 -bit resolution)
- Multiplying DACs (up to 4 , with 6- to 9-bit resolution)
- High current output drivers (four with 40 mA drive as a Core Resource)
- 1.3V reference (as a System Resource)
- DTMF Dialer
- Modulators
- Correlators
- Peak Detectors
- Many other topologies possible

Analog blocks are provided in columns of three, which includes one CT (Continuous Time) and two SC (Switched Capacitor) blocks, as shown in the figure below.

Figure 2. Analog System Block Diagram


## Additional System Resources

System Resources, some of which have been previously listed, provide additional capability useful to complete systems. Resources include a multiplier, decimator, switch mode pump, low voltage detection, and power on reset. Statements describing the merits of each system resource are presented below.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- Multiply accumulate (MAC) provides fast 8-bit multiplier with 32-bit accumulate, to assist in general math and digital filters.
- The decimator provides a custom hardware filter for digital signal, processing applications including the creation of Delta Sigma ADCs.
- The I2C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3 voltage reference provides an absolute reference for the analog system, including ADCs and DACs.
- An integrated switch mode pump (SMP) generates normal operating voltages from a single 1.2 V battery cell, providing a low cost boost converter.


## EZ-Color Device Characteristics

Depending on your EZ-Color device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 4 analog blocks. The following table lists the resources available for specific EZ-Color device groups. The device covered by this data sheet is shown in the highlighted row of the table.

Table 1. EZ-Color Device Characteristics

| PSoC Part Number | $\text { 邑 } \stackrel{\frac{\infty}{\Phi}}{\stackrel{\omega}{5}}$ | 훙응 |  | $\begin{aligned} & \frac{\pi}{5} \frac{5}{0} \\ & \frac{0}{0} \frac{0}{0} \end{aligned}$ |  |  | $\begin{aligned} & \frac{0}{0}{ }_{\frac{0}{6}}^{5} \\ & \frac{5}{9} \end{aligned}$ | $\begin{aligned} & \text { 믐N } \\ & \frac{0}{0} \\ & \frac{5}{4} \text { ㅇ } \end{aligned}$ | $\begin{aligned} & \frac{5}{3} N \\ & \frac{N}{5} N \end{aligned}$ |  | \$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CY8CLED04 | 4 | 56 | 1 | 4 | 48 | 2 | 2 | 6 | 1K | 16K | Yes |
| CY8CLED08 | 8 | 44 | 2 | 8 | 12 | 4 | 4 | 12 | 256 Bytes | 16K | No |
| CY8CLED16 | 16 | 64 | 4 | 16 | 12 | 4 | 4 | 12 | 2K | 32K | No |

## Getting Started

The quickest path to understanding the EZ-Color silicon is by reading this data sheet and using PSoC Express to create HB LED applications. This data sheet is an overview of the EZ-Color integrated circuit and presents specific pin, register, and electrical specifications.
For up-to-date Ordering, Packaging, and Electrical Specification information, reference the latest device data sheets on the web at http://www.cypress.com/ez-color.

## Development Kits

Development Kits are available from the following distributors: Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store at http://www.onfulfillment.com/cypressstore/ contains development kits, C compilers, and all accessories for PSoC development. Click on EZ-Color to view a current list of available items.

## Technical Training Modules

Free PSoC technical training modules are available for users new to PSoC. Training modules cover designing, debugging, advanced analog, CapSense, and HB LED. Go to http://www.cypress.com/techtrain.

## Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant, go to the following Cypress support web site: http://www.cypress.com/support/cypros.cfm.

## Technical Support

PSoC application engineers take pride in fast and accurate response. They can be reached with a 4-hour guaranteed response at http://www.cypress.com/support/login.cfm.

## Application Notes

A long list of application notes will assist you in every aspect of your design effort. To view the PSoC application notes, go to the http://www.cypress.com web site and select Application Notes under the Design Resources list located in the center of the web page. Application notes are listed by date by default.

## Development Tools

PSoC Express is a high-level design tool for creating embedded systems with devices using Cypress's PSoC Mixed-Signal technology. With PSoC Express you create a complete embedded solution including all necessary on-chip peripherals, block configuration, interrupt handling and application software without writing a single line of assembly or C code.
PSoC Express solves design problems the way you think about the system:

- Select input and output devices based upon system requirements.
- Add a communications interface and define its interface to system (using registers).
- Define when and how an output device changes state based upon any and all other system devices.
- Based upon the design, automatically select one or more PSoC Mixed-Signal Controllers that match system requirements.

Figure 3. PSoC Express


## PSoC Express Subsystems

## Express Editor

The Express Editor allows you to create designs visually by dragging and dropping inputs, outputs, communication interfaces, and other design elements, and then describing the logic that controls them.

## Project Manager

The Project Manager allows you to work with your applications and projects in PSoC Express. A PSoC Express application is a top level container for projects and their associated files. Each project contains a design that uses a single PSoC device. An application can contain multiple projects so if you are creating an application that uses multiple PSoC devices you can keep all of the projects together in a single application.

Most of the files associated with a project are automatically generated by PSoC Express during the build process, but you can make changes directly to the custom.c and custom.h files and also add your own custom code to the project in the Project Manager.

## Application Editor

The Application Editor allows you to edit custom.c and custom.h as well as any C or assembly language source code that you add to your project. With PSoC Express you can create application software without writing a single line of assembly or C code, but you have a full featured application editor at your finger tips if you want it.

## Build Manager

The Build Manager gives you the ability to build the application software, assign pins, and generate the data sheet, schematic, and BOM for your project.

## Board Monitor

The Board Monitor is a debugging tool designed to be used while attached to a prototype board through a communication interface that allows you to monitor changes in the various design elements in real time.
The default communication for the board monitor is $I^{2} \mathrm{C}$. It uses the CY3240-I2USB $I^{2} \mathrm{C}$ to USB Bridge Debugging/Communication Kit.

## Tuners

A Tuner is a visual interface for the Board Monitor that allows you to view the performance of the HB LED drivers on your test board while your program is running, and manually override values and see the results.

## Hardware Tools

## In-Circuit Emulator

A low cost, high functionality ICE (In-Circuit Emulator) is available for development support. This hardware has the capability to program single devices.
The emulator consists of a base unit that connects to the PC by way of the USB port. The base unit is universal and will operate with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz ) operation.

## $I_{2} C$ to USB Bridge

The $I^{2} \mathrm{C}$ to USB Bridge is a quick and easy link from any design or application's $I^{2} C$ bus to a PC via USB for design testing, debugging and communication.

## Document Conventions

## Acronyms Used

The following table lists the acronyms that are used in this document.

| Acronym | Description |
| :--- | :--- |
| AC | alternating current |
| ADC | analog-to-digital converter |
| API | application programming interface |
| CPU | central processing unit |
| CT | continuous time |
| DAC | digital-to-analog converter |
| DC | direct current |
| ECO | external crystal oscillator |
| EEPROM | electrically erasable programmable read-only memory |
| FSR | full scale range |
| GPIO | general purpose IO |
| GUI | graphical user interface |
| HBM | human body model |
| ICE | in-circuit emulator |
| ILO | internal low speed oscillator |
| IMO | internal main oscillator |
| IO | input/output |
| IPOR | imprecise power on reset |
| LSb | least-significant bit |
| LVD | low voltage detect |
| MSb | most-significant bit |
| PC | program counter |
| PLL | phase-locked loop |
| POR | power on reset |
| PPOR | precision power on reset |
| PSoC ${ }^{\text {TM }}$ | Programmable System-on-Chip ${ }^{\text {TM }}$ |
| PWM | pulse width modulator |
| SC | switched capacitor |
| SLIMO | slow IMO |
| SMP | switch mode pump |
| SRAM | static random access memory |

## Units of Measure

A units of measure table is located in the Electrical Specifications section. Table 7 on page 15 lists all the abbreviations used to measure the PSoC devices.

## Numeric Naming

Hexidecimal numbers are represented with all letters in uppercase with an appended lowercase ' $h$ ' (for example, '14h' or ' 3 Ah'). Hexidecimal numbers may also be represented by a ' $0 x$ ' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (e.g., 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.

## Pin Information

## Pinouts

The CY8CLED16 device is available in three packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital IO. However, Vss, Vdd, SMP, and XRES are not capable of Digital IO.

## 28-Pin Part Pinout

Table 2. 28-Pin Part Pinout (SSOP)

| Pin No. | Type |  | Pin Name | Description |
| :---: | :---: | :---: | :---: | :---: |
|  | Digital | Analog |  |  |
| 1 | 10 | 1 | P0[7] | Analog column mux input. |
| 2 | 10 | 10 | PO[5] | Analog column mux input and column output. |
| 3 | 10 | 10 | P0[3] | Analog column mux input and column output. |
| 4 | 10 | I | P0[1] | Analog column mux input. |
| 5 | 10 |  | P2[7] |  |
| 6 | 10 |  | P2[5] |  |
| 7 | 10 | 1 | P2[3] | Direct switched capacitor block input. |
| 8 | 10 | I | P2[1] | Direct switched capacitor block input. |
| 9 | Power |  | SMP | Switch Mode Pump (SMP) connection to |
| 10 | 10 |  | P1[7] | I2C Serial Clock (SCL). |
| 11 | 10 |  | P1[5] | I2C Serial Data (SDA). |
| 12 | 10 |  | P1[3] |  |
| 13 | 10 |  | P1[1] | Crystal (XTALin), I2C Serial Clock (SCL), ISSP-SCLK*. |
| 14 | Power |  | Vss | Ground connection. |
| 15 | 10 |  | P1[0] | Crystal (XTALout), I2C Serial Data (SDA), ISSP-SDATA*. |
| 16 | 10 |  | P1[2] |  |
| 17 | 10 |  | P1[4] | Optional External Clock Input (EXTCLK). |
| 18 | 10 |  | P1[6] |  |
| 19 | Input |  | XRES | Active high external reset with internal pull down. |
| 20 | 10 | 1 | P2[0] | Direct switched capacitor block input. |
| 21 | 10 | I | P2[2] | Direct switched capacitor block input. |
| 22 | 10 |  | P2[4] | External Analog Ground (AGND). |
| 23 | 10 |  | P2[6] | External Voltage Reference (VREF). |
| 24 | 10 | 1 | P0[0] | Analog column mux input. |
| 25 | 10 | 10 | PO[2] | Analog column mux input and column output. |
| 26 | 10 | 10 | PO[4] | Analog column mux input and column output. |
| 27 | 10 | 1 | P0[6] | Analog column mux input. |
| 28 | Power |  | Vdd | Supply voltage. |



LEGEND: A = Analog, $\mathrm{I}=$ Input, and $\mathrm{O}=$ Output.

* These are the ISSP pins, which are not High Z at POR (Power On Reset).


## 48-Pin Part Pinouts

Table 3. 48-Pin Part Pinout (SSOP)

| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Type |  | Pin <br> Name | Description |
| :---: | :---: | :---: | :---: | :---: |
|  | Digital | Analog |  |  |
| 1 | 10 | I | P0[7] | Analog column mux input. |
| 2 | 10 | 10 | P0[5] | Analog column mux input and column output. |
| 3 | 10 | 10 | P0[3] | Analog column mux input and column output. |
| 4 | 10 | I | P0[1] | Analog column mux input. |
| 5 | 10 |  | P2[7] |  |
| 6 | 10 |  | P2[5] |  |
| 7 | 10 | 1 | P2[3] | Direct switched capacitor block input. |
| 8 | 10 | 1 | P2[1] | Direct switched capacitor block input. |
| 9 | 10 |  | P4[7] |  |
| 10 | 10 |  | P4[5] |  |
| 11 | 10 |  | P4[3] |  |
| 12 | 10 |  | P4[1] |  |
| 13 | Power |  | SMP | Switch Mode Pump (SMP) connection to external components required. |
| 14 | 10 |  | P3[7] |  |
| 15 | 10 |  | P3[5] |  |
| 16 | 10 |  | P3[3] |  |
| 17 | 10 |  | P3[1] |  |
| 18 | 10 |  | P5[3] |  |
| 19 | 10 |  | P5[1] |  |
| 20 | 10 |  | P1[7] | I2C Serial Clock (SCL). |
| 21 | 10 |  | P1[5] | I2C Serial Data (SDA). |
| 22 | 10 |  | P1[3] |  |
| 23 | 10 |  | P1[1] | Crystal (XTALin), I2C Serial Clock (SCL), ISSP-SCLK*. |
| 24 | Power |  | Vss | Ground connection. |
| 25 | 10 |  | P1[0] | Crystal (XTALout), I2C Serial Data (SDA), ISSP-SDATA*. |
| 26 | 10 |  | P1[2] |  |
| 27 | 10 |  | P1[4] | Optional External Clock Input (EXTCLK). |
| 28 | 10 |  | P1[6] |  |
| 29 | 10 |  | P5[0] |  |
| 30 | 10 |  | P5[2] |  |
| 31 | 10 |  | P3[0] |  |
| 32 | 10 |  | P3[2] |  |
| 33 | 10 |  | P3[4] |  |
| 34 | 10 |  | P3[6] |  |
| 35 | Input |  | XRES | Active high external reset with internal pull down. |
| 36 | 10 |  | P4[0] |  |
| 37 | 10 |  | P4[2] |  |
| 38 | 10 |  | P4[4] |  |
| 39 | 10 |  | P4[6] |  |
| 40 | 10 | 1 | P2[0] | Direct switched capacitor block input. |
| 41 | 10 | 1 | P2[2] | Direct switched capacitor block input. |
| 42 | 10 |  | P2[4] | External Analog Ground (AGND). |
| 43 | 10 |  | P2[6] | External Voltage Reference (VREF). |
| 44 | 10 | 1 | $\mathrm{PO} 0]$ | Analog column mux input. |
| 45 | 10 | 10 | PO[2] | Analog column mux input and column output. |
| 46 | 10 | 10 | P0[4] | Analog column mux input and column output. |
| 47 | 10 | I | P0[6] | Analog column mux input. |
| 48 |  | wer | Vdd | Supply voltage. |

[^0]LEGEND: $\mathrm{A}=$ Analog, $\mathrm{I}=$ Input, and $\mathrm{O}=$ Output.

* These are the ISSP pins, which are not High Z at POR (Power On Reset).


## CY8CLED16

Table 4. 48-Pin Part Pinout (QFN**)

| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Type |  | Pin <br> Name | Description |
| :---: | :---: | :---: | :---: | :---: |
|  | Digital | Analog |  |  |
| 1 | 10 | 1 | P2[3] | Direct switched capacitor block input. |
| 2 | 10 | 1 | P2[1] | Direct switched capacitor block input. |
| 3 | 10 |  | P4[7] |  |
| 4 | 10 |  | P4[5] |  |
| 5 | 10 |  | P4[3] |  |
| 6 | 10 |  | P4[1] |  |
| 7 | Power |  | SMP | Switch Mode Pump (SMP) connection to external components required. |
| 8 | 10 |  | P3[7] |  |
| 9 | 10 |  | P3[5] |  |
| 10 | 10 |  | P3[3] |  |
| 11 | 10 |  | P3[1] |  |
| 12 | 10 |  | P5[3] |  |
| 13 | 10 |  | P5[1] |  |
| 14 | 10 |  | P1[7] | I2C Serial Clock (SCL). |
| 15 | 10 |  | P1[5] | I2C Serial Data (SDA). |
| 16 | 10 |  | P1[3] |  |
| 17 | 10 |  | P1[1] | Crystal (XTALin), I2C Serial Clock (SCL), ISSP-SCLK*. |
| 18 | Power |  | Vss | Ground connection. |
| 19 | 10 |  | P1[0] | Crystal (XTALout), I2C Serial Data (SDA), ISSP-SDATA*. |
| 20 | 10 |  | P1[2] |  |
| 21 | 10 |  | P1[4] | Optional External Clock Input (EXTCLK). |
| 22 | 10 |  | P1[6] |  |
| 23 | 10 |  | P5[0] |  |
| 24 | 10 |  | P5[2] |  |
| 25 | 10 |  | P3[0] |  |
| 26 | 10 |  | P3[2] |  |
| 27 | 10 |  | P3[4] |  |
| 28 | 10 |  | P3[6] |  |
| 29 | Input |  | XRES | Active high external reset with internal pull down. |
| 30 | 10 |  | P4[0] |  |
| 31 | 10 |  | P4[2] |  |
| 32 | 10 |  | P4[4] |  |
| 33 | 10 |  | P4[6] |  |
| 34 | 10 | 1 | P2[0] | Direct switched capacitor block input. |
| 35 | 10 | 1 | P2[2] | Direct switched capacitor block input. |
| 36 | 10 |  | P2[4] | External Analog Ground (AGND). |
| 37 | 10 |  | P2[6] | External Voltage Reference (VREF). |
| 38 | 10 | 1 | PO[0] | Analog column mux input. |
| 39 | 10 | 10 | PO[2] | Analog column mux input and column output. |
| 40 | 10 | 10 | PO[4] | Analog column mux input and column output. |
| 41 | 10 | 1 | PO[6] | Analog column mux input. |
| 42 |  |  | Vdd | Supply voltage. |
| 43 | 10 | 1 | PO[7] | Analog column mux input. |
| 44 | 10 | 10 | PO[5] | Analog column mux input and column output. |
| 45 | 10 | 10 | P0[3] | Analog column mux input and column output. |

48-Pin PSoC Device


Table 4. 48-Pin Part Pinout (QFN**)

| 46 | 10 | 1 | $P 0[1]$ | Analog column mux input. |
| :--- | :---: | :---: | :--- | :--- |
| 47 | 10 |  | P2[7] |  |
| 48 | 10 |  | P2[5] |  |

LEGEND: A = Analog, $\mathrm{I}=$ Input, and $\mathrm{O}=$ Output.

* These are the ISSP pins, which are not High Z at POR (Power On Reset).
** The QFN package has a center pad that must be connected to ground (Vss).


## Register Reference

## Register Conventions

## Abbreviations Used

The register conventions specific to this section are listed in the following table.

| Convention | Description |
| :--- | :--- |
| R | Read register or bit(s) |
| W | Write register or bit(s) |
| L | Logical register or bit(s) |
| C | Clearable register or bit(s) |
| $\#$ | Access is bit specific |

## Register Mapping Tables

This chapter lists the registers of the CY8CLED16 EZ-Color device.

The device has a total register address space of 512 bytes. The register space is referred to as IO space and is divided into two banks. The XOI bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XOI bit is set the user is in Bank 1.
Note In the following register mapping tables, blank fields are reserved and should not be accessed.

Table 5. Register Map Bank 0 Table: User Space

| Name | Addr (0,Hex) | Access | Name | Addr (0,Hex) | Access | Name | Addr (0,Hex) | Acces | Name | Addr (0,Hex) | Acces |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PRTODR | 00 | RW | DBB20DR0 | 40 | \# | ASC10CR0 | 80 | RW | RDI2RI | C0 | RW |
| PRTOIE | 01 | RW | DBB20DR1 | 41 | W | ASC10CR1 | 81 | RW | RDI2SYN | C1 | RW |
| PRTOGS | 02 | RW | DBB20DR2 | 42 | RW | ASC10CR2 | 82 | RW | RDI2IS | C2 | RW |
| PRT0DM2 | 03 | RW | DBB20CR0 | 43 | \# | ASC10CR3 | 83 | RW | RDI2LT0 | C3 | RW |
| PRT1DR | 04 | RW | DBB21DR0 | 44 | \# | ASD11CR0 | 84 | RW | RDI2LT1 | C4 | RW |
| PRT1IE | 05 | RW | DBB21DR1 | 45 | W | ASD11CR1 | 85 | RW | RDI2RO0 | C5 | RW |
| PRT1GS | 06 | RW | DBB21DR2 | 46 | RW | ASD11CR2 | 86 | RW | RDI2RO1 | C6 | RW |
| PRT1DM2 | 07 | RW | DBB21CR0 | 47 | \# | ASD11CR3 | 87 | RW |  | C7 |  |
| PRT2DR | 08 | RW | DCB22DR0 | 48 | \# | ASC12CR0 | 88 | RW | RDI3RI | C8 | RW |
| PRT2IE | 09 | RW | DCB22DR1 | 49 | W | ASC12CR1 | 89 | RW | RDI3SYN | C9 | RW |
| PRT2GS | 0A | RW | DCB22DR2 | 4A | RW | ASC12CR2 | 8A | RW | RDI3IS | CA | RW |
| PRT2DM2 | OB | RW | DCB22CR0 | 4B | \# | ASC12CR3 | 8B | RW | RDI3LT0 | CB | RW |
| PRT3DR | OC | RW | DCB23DR0 | 4 C | \# | ASD13CR0 | 8C | RW | RDI3LT1 | CC | RW |
| PRT3IE | OD | RW | DCB23DR1 | 4D | W | ASD13CR1 | 8D | RW | RDI3RO0 | CD | RW |
| PRT3GS | OE | RW | DCB23DR2 | 4E | RW | ASD13CR2 | 8E | RW | RDI3RO1 | CE | RW |
| PRT3DM2 | OF | RW | DCB23CR0 | 4F | \# | ASD13CR3 | 8F | RW |  | CF |  |
| PRT4DR | 10 | RW | DBB30DR0 | 50 | \# | ASD20CR0 | 90 | RW | CUR_PP | D0 | RW |
| PRT4IE | 11 | RW | DBB30DR1 | 51 | W | ASD20CR1 | 91 | RW | STK_PP | D1 | RW |
| PRT4GS | 12 | RW | DBB30DR2 | 52 | RW | ASD20CR2 | 92 | RW |  | D2 |  |
| PRT4DM2 | 13 | RW | DBB30CR0 | 53 | \# | ASD20CR3 | 93 | RW | IDX_PP | D3 | RW |
| PRT5DR | 14 | RW | DBB31DR0 | 54 | \# | ASC21CR0 | 94 | RW | MVR_PP | D4 | RW |
| PRT5IE | 15 | RW | DBB31DR1 | 55 | W | ASC21CR1 | 95 | RW | MVW_PP | D5 | RW |
| PRT5GS | 16 | RW | DBB31DR2 | 56 | RW | ASC21CR2 | 96 | RW | 12C_CFG | D6 | RW |
| PRT5DM2 | 17 | RW | DBB31CR0 | 57 | \# | ASC21CR3 | 97 | RW | 12C_SCR | D7 | \# |
| PRT6DR | 18 | RW | DCB32DR0 | 58 | \# | ASD22CR0 | 98 | RW | I2C_DR | D8 | RW |
| PRT6IE | 19 | RW | DCB32DR1 | 59 | W | ASD22CR1 | 99 | RW | I2C_MSCR | D9 | \# |
| PRT6GS | 1A | RW | DCB32DR2 | 5A | RW | ASD22CR2 | 9A | RW | INT_CLR0 | DA | RW |
| PRT6DM2 | 1B | RW | DCB32CR0 | 5B | \# | ASD22CR3 | 9B | RW | INT_CLR1 | DB | RW |
| PRT7DR | 1 C | RW | DCB33DR0 | 5 C | \# | ASC23CR0 | 9 C | RW | INT_CLR2 | DC | RW |
| PRT7IE | 1D | RW | DCB33DR1 | 5D | W | ASC23CR1 | 9D | RW | INT_CLR3 | DD | RW |

Blank fields are Reserved and should not be accessed.

Table 5. Register Map Bank 0 Table: User Space (continued)

| Name | Addr (0,Hex) | Access | Name | Addr (0,Hex) | Access | Name | Addr (0,Hex) | Acces | Name | Addr (0,Hex) | Acces |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PRT7GS | 1E | RW | DCB33DR2 | 5E | RW | ASC23CR2 | 9E | RW | INT_MSK3 | DE | RW |
| PRT7DM2 | 1F | RW | DCB33CR0 | 5F | \# | ASC23CR3 | 9F | RW | INT_MSK2 | DF | RW |
| DBB00DR0 | 20 | \# | AMX_IN | 60 | RW |  | A0 |  | INT_MSK0 | E0 | RW |
| DBB00DR1 | 21 | W |  | 61 |  |  | A1 |  | INT_MSK1 | E1 | RW |
| DBB00DR2 | 22 | RW |  | 62 |  |  | A2 |  | INT_VC | E2 | RC |
| DBB00CR0 | 23 | \# | ARF_CR | 63 | RW |  | A3 |  | RES_WDT | E3 | W |
| DBB01DR0 | 24 | \# | CMP_CR0 | 64 | \# |  | A4 |  | DEC_DH | E4 | RC |
| DBB01DR1 | 25 | W | ASY_CR | 65 | \# |  | A5 |  | DEC_DL | E5 | RC |
| DBB01DR2 | 26 | RW | CMP_CR1 | 66 | RW |  | A6 |  | DEC_CR0 | E6 | RW |
| DBB01CR0 | 27 | \# |  | 67 |  |  | A7 |  | DEC_CR1 | E7 | RW |
| DCB02DR0 | 28 | \# |  | 68 |  | MUL1_X | A8 | W | MULO_X | E8 | W |
| DCB02DR1 | 29 | W |  | 69 |  | MUL1_Y | A9 | W | MULO_Y | E9 | W |
| DCB02DR2 | 2A | RW |  | 6A |  | MUL1_DH | AA | R | MULO_DH | EA | R |
| DCB02CR0 | 2B | \# |  | 6B |  | MUL1_DL | AB | R | MULO_DL | EB | R |
| DCB03DR0 | 2C | \# | TMP_DR0 | 6C | RW | ACC1_DR1 | AC | RW | ACC0_DR1 | EC | RW |
| DCB03DR1 | 2D | W | TMP_DR1 | 6D | RW | ACC1_DR0 | AD | RW | ACC0_DR0 | ED | RW |
| DCB03DR2 | 2E | RW | TMP_DR2 | 6E | RW | ACC1_DR3 | AE | RW | ACC0_DR3 | EE | RW |
| DCB03CR0 | 2 F | \# | TMP_DR3 | 6F | RW | ACC1_DR2 | AF | RW | ACC0_DR2 | EF | RW |
| DBB10DR0 | 30 | \# | ACB00CR3 | 70 | RW | RDIORI | B0 | RW |  | F0 |  |
| DBB10DR1 | 31 | W | ACB00CR0 | 71 | RW | RDIOSYN | B1 | RW |  | F1 |  |
| DBB10DR2 | 32 | RW | ACB00CR1 | 72 | RW | RDIOIS | B2 | RW |  | F2 |  |
| DBB10CR0 | 33 | \# | ACB00CR2 | 73 | RW | RDIOLT0 | B3 | RW |  | F3 |  |
| DBB11DR0 | 34 | \# | ACB01CR3 | 74 | RW | RDIOLT1 | B4 | RW |  | F4 |  |
| DBB11DR1 | 35 | W | ACB01CR0 | 75 | RW | RDIORO0 | B5 | RW |  | F5 |  |
| DBB11DR2 | 36 | RW | ACB01CR1 | 76 | RW | RDI0RO1 | B6 | RW |  | F6 |  |
| DBB11CR0 | 37 | \# | ACB01CR2 | 77 | RW |  | B7 |  | CPU_F | F7 | RL |
| DCB12DR0 | 38 | \# | ACB02CR3 | 78 | RW | RDI1RI | B8 | RW |  | F8 |  |
| DCB12DR1 | 39 | W | ACB02CR0 | 79 | RW | RDI1SYN | B9 | RW |  | F9 |  |
| DCB12DR2 | 3A | RW | ACB02CR1 | 7A | RW | RDI1IS | BA | RW |  | FA |  |
| DCB12CR0 | 3B | \# | ACB02CR2 | 7B | RW | RDI1LT0 | BB | RW |  | FB |  |
| DCB13DR0 | 3C | \# | ACB03CR3 | 7C | RW | RDI1LT1 | BC | RW |  | FC |  |
| DCB13DR1 | 3D | W | ACB03CR0 | 7D | RW | RDI1RO0 | BD | RW |  | FD |  |
| DCB13DR2 | 3E | RW | ACB03CR1 | 7E | RW | RDI1RO1 | BE | RW | CPU_SCR1 | FE | \# |
| DCB13CR0 | 3F | \# | ACB03CR2 | 7F | RW |  | BF |  | CPU_SCR0 | FF | \# |

Table 6. Register Map Bank 1 Table: Configuration Space

| Name | Addr(1,Hex) | Access | Name | Addr(1,Hex) | Access | Name | Addr(1,Hex) | Acces $\mathbf{s}$ | Name | Addr(1,Hex) | Acces |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PRTODM0 | 00 | RW | DBB20FN | 40 | RW | ASC10CR0 | 80 | RW | RDI2RI | C0 | RW |
| PRT0DM1 | 01 | RW | DBB20IN | 41 | RW | ASC10CR1 | 81 | RW | RDI2SYN | C1 | RW |
| PRTOIC0 | 02 | RW | DBB200U | 42 | RW | ASC10CR2 | 82 | RW | RDI2IS | C2 | RW |
| PRTOIC1 | 03 | RW |  | 43 |  | ASC10CR3 | 83 | RW | RDI2LT0 | C3 | RW |
| PRT1DM0 | 04 | RW | DBB21FN | 44 | RW | ASD11CR0 | 84 | RW | RDI2LT1 | C4 | RW |
| PRT1DM1 | 05 | RW | DBB21IN | 45 | RW | ASD11CR1 | 85 | RW | RDI2RO0 | C5 | RW |
| PRT1IC0 | 06 | RW | DBB21OU | 46 | RW | ASD11CR2 | 86 | RW | RDI2RO1 | C6 | RW |
| PRT1IC1 | 07 | RW |  | 47 |  | ASD11CR3 | 87 | RW |  | C7 |  |
| PRT2DM0 | 08 | RW | DCB22FN | 48 | RW | ASC12CR0 | 88 | RW | RDI3RI | C8 | RW |
| PRT2DM1 | 09 | RW | DCB22IN | 49 | RW | ASC12CR1 | 89 | RW | RDI3SYN | C9 | RW |
| PRT2IC0 | 0A | RW | DCB22OU | 4A | RW | ASC12CR2 | 8A | RW | RDI3IS | CA | RW |
| PRT2IC1 | OB | RW |  | 4B |  | ASC12CR3 | 8B | RW | RDI3LT0 | CB | RW |
| PRT3DM0 | OC | RW | DCB23FN | 4C | RW | ASD13CR0 | 8C | RW | RDI3LT1 | CC | RW |
| PRT3DM1 | OD | RW | DCB23IN | 4D | RW | ASD13CR1 | 8D | RW | RDI3RO0 | CD | RW |
| PRT3IC0 | OE | RW | DCB23OU | 4E | RW | ASD13CR2 | 8 E | RW | RDI3RO1 | CE | RW |
| PRT3IC1 | 0F | RW |  | 4F |  | ASD13CR3 | 8F | RW |  | CF |  |
| PRT4DM0 | 10 | RW | DBB30FN | 50 | RW | ASD20CR0 | 90 | RW | GDI_O_IN | D0 | RW |
| PRT4DM1 | 11 | RW | DBB30IN | 51 | RW | ASD20CR1 | 91 | RW | GDI_E_IN | D1 | RW |
| PRT4IC0 | 12 | RW | DBB30OU | 52 | RW | ASD20CR2 | 92 | RW | GDI_O_OU | D2 | RW |
| PRT4IC1 | 13 | RW |  | 53 |  | ASD20CR3 | 93 | RW | GDI_E_OU | D3 | RW |
| PRT5DM0 | 14 | RW | DBB31FN | 54 | RW | ASC21CR0 | 94 | RW |  | D4 |  |
| PRT5DM1 | 15 | RW | DBB31IN | 55 | RW | ASC21CR1 | 95 | RW |  | D5 |  |
| PRT5IC0 | 16 | RW | DBB31OU | 56 | RW | ASC21CR2 | 96 | RW |  | D6 |  |
| PRT5IC1 | 17 | RW |  | 57 |  | ASC21CR3 | 97 | RW |  | D7 |  |

[^1]\# Access is bit specific.

Table 6. Register Map Bank 1 Table: Configuration Space (continued)

| Name | Addr(1,Hex) | Access | Name | Addr(1,Hex) | Access | Name | Addr(1,Hex) | Acces <br> s | Name | Addr(1,Hex) | Acces |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PRT6DM0 | 18 | RW | DCB32FN | 58 | RW | ASD22CR0 | 98 | RW |  | D8 |  |
| PRT6DM1 | 19 | RW | DCB32IN | 59 | RW | ASD22CR1 | 99 | RW |  | D9 |  |
| PRT6IC0 | 1A | RW | DCB32OU | 5A | RW | ASD22CR2 | 9A | RW |  | DA |  |
| PRT6IC1 | 1B | RW |  | 5B |  | ASD22CR3 | 9B | RW |  | DB |  |
| PRT7DM0 | 1 C | RW | DCB33FN | 5C | RW | ASC23CR0 | 9 C | RW |  | DC |  |
| PRT7DM1 | 1D | RW | DCB33IN | 5D | RW | ASC23CR1 | 9 D | RW | OSC_GO_EN | DD | RW |
| PRT7IC0 | 1E | RW | DCB330U | 5E | RW | ASC23CR2 | 9 E | RW | OSC_CR4 | DE | RW |
| PRT7IC1 | 1 F | RW |  | 5F |  | ASC23CR3 | 9 F | RW | OSC_CR3 | DF | RW |
| DBBOOFN | 20 | RW | CLK_CR0 | 60 | RW |  | A0 |  | OSC_CR0 | E0 | RW |
| DBB00IN | 21 | RW | CLK_CR1 | 61 | RW |  | A1 |  | OSC_CR1 | E1 | RW |
| DBB000U | 22 | RW | ABF_CR0 | 62 | RW |  | A2 |  | OSC_CR2 | E2 | RW |
|  | 23 |  | AMD_CR0 | 63 | RW |  | A3 |  | VLT_CR | E3 | RW |
| DBB01FN | 24 | RW |  | 64 |  |  | A4 |  | VLT_CMP | E4 | R |
| DBB01IN | 25 | RW |  | 65 |  |  | A5 |  |  | E5 |  |
| DBB01OU | 26 | RW | AMD_CR1 | 66 | RW |  | A6 |  |  | E6 |  |
|  | 27 |  | ALT_CR0 | 67 | RW |  | A7 |  | DEC_CR2 | E7 | RW |
| DCB02FN | 28 | RW | ALT_CR1 | 68 | RW |  | A8 |  | IMO_TR | E8 | W |
| DCB02IN | 29 | RW | CLK_CR2 | 69 | RW |  | A9 |  | ILO_TR | E9 | W |
| DCB02OU | 2A | RW |  | 6A |  |  | AA |  | BDG_TR | EA | RW |
|  | 2B |  |  | 6B |  |  | AB |  | ECO_TR | EB | W |
| DCB03FN | 2 C | RW | TMP_DR0 | 6C | RW |  | AC |  |  | EC |  |
| DCB03IN | 2D | RW | TMP_DR1 | 6D | RW |  | AD |  |  | ED |  |
| DCB03OU | 2 E | RW | TMP_DR2 | 6 E | RW |  | AE |  |  | EE |  |
|  | 2 F |  | TMP_DR3 | 6F | RW |  | AF |  |  | EF |  |
| DBB10FN | 30 | RW | ACB00CR3 | 70 | RW | RDIORI | B0 | RW |  | F0 |  |
| DBB10IN | 31 | RW | ACB00CR0 | 71 | RW | RDIOSYN | B1 | RW |  | F1 |  |
| DBB100U | 32 | RW | ACB00CR1 | 72 | RW | RDIOIS | B2 | RW |  | F2 |  |
|  | 33 |  | ACB00CR2 | 73 | RW | RDIOLT0 | B3 | RW |  | F3 |  |
| DBB11FN | 34 | RW | ACB01CR3 | 74 | RW | RDIOLT1 | B4 | RW |  | F4 |  |
| DBB11IN | 35 | RW | ACB01CR0 | 75 | RW | RDIORO0 | B5 | RW |  | F5 |  |
| DBB110U | 36 | RW | ACB01CR1 | 76 | RW | RDIORO1 | B6 | RW |  | F6 |  |
|  | 37 |  | ACB01CR2 | 77 | RW |  | B7 |  | CPU_F | F7 | RL |
| DCB12FN | 38 | RW | ACB02CR3 | 78 | RW | RDI1RI | B8 | RW |  | F8 |  |
| DCB12IN | 39 | RW | ACB02CR0 | 79 | RW | RDIISYN | B9 | RW |  | F9 |  |
| DCB12OU | 3A | RW | ACB02CR1 | 7A | RW | RDI1IS | BA | RW | FLS_PR1 | FA | RW |
|  | 3B |  | ACB02CR2 | 7B | RW | RDI1LT0 | BB | RW |  | FB |  |
| DCB13FN | 3 C | RW | ACB03CR3 | 7C | RW | RDI1LT1 | BC | RW |  | FC |  |
| DCB13IN | 3D | RW | ACB03CR0 | 7D | RW | RDI1RO0 | BD | RW |  | FD |  |
| DCB13OU | 3 E | RW | ACB03CR1 | 7E | RW | RDI1RO1 | BE | RW | CPU_SCR1 | FE | \# |
|  | 3 F |  | ACB03CR2 | 7F | RW |  | BF |  | CPU_SCR0 | FF | \# |

Blank fields are Reserved and should not be accessed.
\# Access is bit specific.

## Electrical Specifications

This chapter presents the DC and AC electrical specifications of the CY8CLED16 EZ-Color device. For the most up to date electrical specifications, confirm that you have the most recent data sheet by going to the web at http://www.cypress.com/ez-color.
Specifications are valid for $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ and $\mathrm{T} \leq 100^{\circ} \mathrm{C}$, except where noted. Refer to Table 23 for the electrical specifications on the internal main oscillator (IMO) using SLIMO mode.

Figure 4. Voltage versus CPU Frequency, and IMO Frequency Trim Options



The following table lists the units of measure that are used in this chapter.
Table 7. Units of Measure

| Symbol | Unit of Measure | Symbol | Unit of Measure |
| :---: | :--- | :---: | :--- |
| ${ }^{\circ} \mathrm{C}$ | degree Celsius | $\mu \mathrm{W}$ | microwatts |
| dB | decibels | mA | milli-ampere |
| fF | femto farad | ms | milli-second |
| Hz | hertz | mV | milli-volts |
| KB | 1024 bytes | nA | nanoampere |
| Kbit | 1024 bits | ns | nanosecond |
| kHz | kilohertz | nV | nanovolts |
| $\mathrm{k} \Omega$ | kilohm | $\Omega$ | ohm |
| MHz | megahertz | pA | picoampere |
| $\mathrm{M} \Omega$ | megaohm | pF | picofarad |
| $\mu \mathrm{A}$ | microampere | pp | peak-to-peak |
| $\mu \mathrm{F}$ | microfarad | ppm | parts per million |
| $\mu \mathrm{H}$ | microhenry | ps | picosecond |
| $\mu \mathrm{s}$ | microsecond | sps | samples per second |
| $\mu \mathrm{V}$ | microvolts | $\sigma$ | sigma: one standard deviation |
| $\mu \mathrm{Vrms}$ | microvolts root-mean-square | V | volts |

## Absolute Maximum Ratings

Table 8. Absolute Maximum Ratings

| Symbol | Description | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TSTG | Storage Temperature | -55 | 25 | +100 | ${ }^{\circ} \mathrm{C}$ | Higher storage temperatures will reduce data retention time. Recommended storage temperature is $+25^{\circ} \mathrm{C} \pm 25^{\circ} \mathrm{C}$. Extended duration storage temperatures above $65^{\circ} \mathrm{C}$ will degrade reliability. |
| TA | Ambient Temperature with Power Applied | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Vdd | Supply Voltage on Vdd Relative to Vss | -0.5 | - | +6.0 | V |  |
| $\mathrm{V}_{10}$ | DC Input Voltage | Vss - 0.5 | - | Vdd +0.5 | V |  |
| $\mathrm{V}_{\mathrm{IOZ}}$ | DC Voltage Applied to Tri-state | Vss - 0.5 | - | Vdd +0.5 | V |  |
| Imio | Maximum Current into any Port Pin | -25 | - | +50 | mA |  |
| IMAIO | Maximum Current into any Port Pin Configured as Analog Driver | -50 | - | +50 | mA |  |
| ESD | Electro Static Discharge Voltage | 2000 | - | - | V | Human Body Model ESD. |
| LU | Latch-up Current | - | - | 200 | mA |  |

## Operating Temperature

Table 9. Operating Temperature

| Symbol | Description | Min | Typ | Max | Units | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $T_{A}$ | Ambient Temperature | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| $T_{J}$ | Junction Temperature | -40 | - | +100 | ${ }^{\circ} \mathrm{C}$ | The temperature rise from ambient to junction <br> is package specific. See "Thermal Impedances <br> per Package" on page 36. The user must limit <br> the power consumption to comply with this <br> requirement. |

## DC Electrical Characteristics

## DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, or 3.0 V to 3.6 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at $25^{\circ} \mathrm{C}$ and are for design guidance only.

Table 10. DC Chip-Level Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vdd | Supply Voltage | 3.00 | - | 5.25 | V | See DC POR and LVD specifications, Table 3-15 on page 27. |
| IDD | Supply Current | - | 8 | 14 | mA | Conditions are $5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{CPU}=3 \mathrm{MHz}$, SYSCLK doubler disabled, VC1 $=1.5 \mathrm{MHz}$, $\mathrm{VC} 2=93.75 \mathrm{kHz}, \mathrm{VC} 3=0.366 \mathrm{kHz}$. |
| IDD3 | Supply Current | - | 5 | 9 | mA | Conditions are $\mathrm{Vdd}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{CPU}=3$ <br> MHz , SYSCLK doubler disabled, VC1 $=1.5$ <br> $\mathrm{MHz}, \mathrm{VC} 2=93.75 \mathrm{kHz}, \mathrm{VC} 3=0.366 \mathrm{kHz}$. |
| IDDP | Supply current when $\mathrm{IMO}=6 \mathrm{MHz}$ using SLIMO mode. | - | 2 | 3 | mA | Conditions are $\mathrm{Vdd}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{CPU}=$ 0.75 MHz , SYSCLK doubler disabled, VC1 = $0.375 \mathrm{MHz}, \mathrm{VC2}=23.44 \mathrm{kHz}, \mathrm{VC} 3=0.09 \mathrm{kHz}$. |
| $I_{\text {SB }}$ | Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and internal slow oscillator active. | - | 3 | 10 | $\mu \mathrm{A}$ | Conditions are with internal slow speed oscillator, $\mathrm{Vdd}=3.3 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 55^{\circ} \mathrm{C}$. |
| ISBH | Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and internal slow oscillator active. | - | 4 | 25 | $\mu \mathrm{A}$ | Conditions are with internal slow speed oscillator, $\mathrm{Vdd}=3.3 \mathrm{~V}, 55^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$. |
| $\mathrm{I}_{\text {SBXTL }}$ | Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, internal slow oscillator, and 32 kHz crystal oscillator active. | - | 4 | 12 | $\mu \mathrm{A}$ | Conditions are with properly loaded, $1 \mu \mathrm{~W}$ max, 32.768 kHz crystal. $\mathrm{Vdd}=3.3 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq$ $55^{\circ} \mathrm{C}$. |
| ISBXTLH | Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and 32 kHz crystal oscillator active. | - | 5 | 27 | $\mu \mathrm{A}$ | Conditions are with properly loaded, $1 \mu \mathrm{~W}$ max, 32.768 kHz crystal. Vdd $=3.3 \mathrm{~V}, 55^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}} \leq 85$ ${ }^{\circ} \mathrm{C}$. |
| VREF | Reference Voltage (Bandgap) | 1.28 | 1.3 | 1.32 | V | Trimmed for appropriate Vdd. |

## DC General Purpose IO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, or 3.0 V to 3.6 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at $25^{\circ} \mathrm{C}$ and are for design guidance only.

Table 11. DC GPIO Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RPu | Pull up Resistor | 4 | 5.6 | 8 | $k \Omega$ |  |
| RPD | Pull down Resistor | 4 | 5.6 | 8 | $k \Omega$ |  |
| V OH | High Output Level | Vdd - 1.0 | - | - | V | $\mathrm{IOH}=10 \mathrm{~mA}, \mathrm{Vdd}=4.75$ to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, PO[3], P1[5])). 80 mA maximum combined IOH budget. |
| VoL | Low Output Level | - | - | 0.75 | V | $\mathrm{IOL}=25 \mathrm{~mA}, \mathrm{Vdd}=4.75$ to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, PO[3], P1[5])). 150 mA maximum combined IOL budget. |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level | - | - | 0.8 | V | $\mathrm{Vdd}=3.0$ to 5.25. |
| $\mathrm{V}_{\text {IH }}$ | Input High Level | 2.1 | - |  | V | $\mathrm{Vdd}=3.0$ to 5.25. |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysterisis | - | 60 | - | mV |  |
| IIL | Input Leakage (Absolute Value) | - | 1 | - | nA | Gross tested to $1 \mu \mathrm{~A}$. |
| $\mathrm{CIN}_{\text {IN }}$ | Capacitive Load on Pins as Input | - | 3.5 | 10 | pF | Package and pin dependent. Temp $=25^{\circ} \mathrm{C}$. |
| Cout | Capacitive Load on Pins as Output | - | 3.5 | 10 | pF | Package and pin dependent. Temp $=25^{\circ} \mathrm{C}$. |

## DC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, or 3.0 V to 3.6 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at $25^{\circ} \mathrm{C}$ and are for design guidance only.
The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Capacitor PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Typical parameters apply to 5 V at $25^{\circ} \mathrm{C}$ and are for design guidance only.

Table 12. 5V DC Operational Amplifier Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOSOA | Input Offset Voltage (absolute value) <br> Power = Low, Opamp Bias = High <br> Power = Medium, Opamp Bias $=$ High <br> Power $=$ High, Opamp Bias $=$ High |  | $\begin{aligned} & 1.6 \\ & 1.3 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 10 \\ & 8 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |  |
| TCV ${ }_{\text {osoa }}$ | Average Input Offset Voltage Drift | - | 7.0 | 35.0 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |  |
| IEBOA | Input Leakage Current (Port 0 Analog Pins) | - | 200 | - | pA | Gross tested to $1 \mu \mathrm{~A}$. |
| $\mathrm{C}_{\text {INOA }}$ | Input Capacitance (Port 0 Analog Pins) | - | 4.5 | 9.5 | pF | Package and pin dependent. Temp $=25^{\circ} \mathrm{C}$. |
| $\mathrm{V}_{\text {CMOA }}$ | Common Mode Voltage Range. All Cases, except highest. <br> Power $=$ High, Opamp Bias $=$ High | $\begin{aligned} & 0.0 \\ & 0.5 \end{aligned}$ |  | Vdd <br> Vdd - 0.5 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  |
| CMRROA | Common Mode Rejection Ratio | 60 | - | - | dB |  |
| Goloa | Open Loop Gain | 80 | - | - | dB |  |
| VOHIGHOA | High Output Voltage Swing (internal signals) | Vdd - . 01 | - | - | V |  |
| V OLOWOA | Low Output Voltage Swing (internal signals) | - | - | 0.1 | V |  |
| ISOA | Supply Current (including associated AGND buffer) <br> Power = Low, Opamp Bias = Low <br> Power = Low, Opamp Bias = High <br> Power = Medium, Opamp Bias = Low <br> Power = Medium, Opamp Bias = High <br> Power = High, Opamp Bias = Low <br> Power = High, Opamp Bias = High |  | $\begin{aligned} & 150 \\ & 300 \\ & 600 \\ & 1200 \\ & 2400 \\ & 4600 \end{aligned}$ | $\begin{aligned} & 200 \\ & 400 \\ & 800 \\ & 1600 \\ & 3200 \\ & 6400 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \end{aligned}$ |  |
| PSRR ${ }_{\text {OA }}$ | Supply Voltage Rejection Ratio | 67 | 80 | - | dB | $\begin{aligned} & \text { Vss } \leq \text { VIN } \leq(\text { Vdd }-2.25) \text { or }(\text { Vdd }-1.25 \mathrm{~V}) \leq \\ & \text { VIN } \leq \text { Vdd. } \end{aligned}$ |

Table 13. 3.3V DC Operational Amplifier Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOSOA | Input Offset Voltage (absolute value) <br> Power = Low, Opamp Bias = High <br> Power $=$ Medium, Opamp Bias $=$ High <br> High Power is 5 Volts Only |  | $\begin{aligned} & 1.65 \\ & 1.32 \end{aligned}$ | $\left\lvert\, \begin{aligned} & 10 \\ & 8 \end{aligned}\right.$ | $\mathrm{mV}$ |  |
| TCV osoa | Average Input Offset Voltage Drift | - | 7.0 | 35.0 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |  |
| Ieboa | Input Leakage Current (Port 0 Analog Pins) | - | 200 | - | pA | Gross tested to $1 \mu \mathrm{~A}$. |
| $\mathrm{C}_{\text {INOA }}$ | Input Capacitance (Port 0 Analog Pins) | - | 4.5 | 9.5 | pF | Package and pin dependent. Temp $=25^{\circ} \mathrm{C}$. |
| $\mathrm{V}_{\text {CMOA }}$ | Common Mode Voltage Range | 0 | - | Vdd | V |  |
| CMRR ${ }_{\text {OA }}$ | Common Mode Rejection Ratio | 60 | - | - | dB |  |
| Goloa | Open Loop Gain | 80 | - | - | dB |  |
| Vohighoa | High Output Voltage Swing (internal signals) | Vdd - . 01 | - | - | V |  |
| V OLOWOA | Low Output Voltage Swing (internal signals) | - | - | . 01 | V |  |

Table 13. 3.3V DC Operational Amplifier Specifications (continued)

| ISOA | Supply Current (including associated AGND buffer) <br> Power = Low, Opamp Bias = Low <br> Power = Low, Opamp Bias = High <br> Power = Medium, Opamp Bias = Low <br> Power = Medium, Opamp Bias $=$ High <br> Power = High, Opamp Bias = Low <br> Power = High, Opamp Bias = High |  | $\begin{aligned} & 150 \\ & 300 \\ & 600 \\ & 1200 \\ & 2400 \\ & - \end{aligned}$ | $\begin{aligned} & 200 \\ & 400 \\ & 800 \\ & 1600 \\ & 3200 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \end{aligned}$ | Not Allowed |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PSRROA | Supply Voltage Rejection Ratio | 54 | 80 | - | dB | $\begin{aligned} & \text { Vss } \leq \text { VIN } \leq(\text { Vdd }-2.25) \text { or }(\text { Vdd }-1.25 \mathrm{~V}) \leq \text { VIN } \\ & \leq \text { Vdd } \end{aligned}$ |

## DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}, 3.0 \mathrm{~V}$ to 3.6 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, or 2.4 V to 3.0 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, respectively. Typical parameters apply to 5 V at $25^{\circ} \mathrm{C}$ and are for design guidance only.

Table 14. DC Low Power Comparator Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $V_{\text {REFLPC }}$ | Low power comparator (LPC) reference voltage range | 0.2 | - | Vdd -1 | V |  |
| ISLPC | LPC supply current | - | 10 | 40 | $\mu \mathrm{~A}$ |  |
| VOSLPC | LPC voltage offset | - | 2.5 | 30 | mV |  |

## DC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, or 3.0 V to 3.6 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at $25^{\circ} \mathrm{C}$ and are for design guidance only.

Table 15. 5V DC Analog Output Buffer Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vosob | Input Offset Voltage (Absolute Value) | - | 3 | 12 | mV |  |
| TCV ${ }_{\text {osob }}$ | Average Input Offset Voltage Drift | - | +6 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{V}_{\text {cmob }}$ | Common-Mode Input Voltage Range | 0.5 | - | Vdd - 1.0 | V |  |
| Routob | Output Resistance <br> Power = Low <br> Power = High |  |  | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\left\lvert\, \begin{aligned} & \Omega \\ & \Omega \end{aligned}\right.$ |  |
| VOHIGHOB | High Output Voltage Swing (Load = 32 ohms to Vdd/2) <br> Power = Low <br> Power $=$ High | $\begin{aligned} & 0.5 \times \mathrm{Vdd} \\ & +1.3 \\ & 0.5 \mathrm{x} \mathrm{Vdd} \\ & +1.3 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  |
| Volowob | Low Output Voltage Swing (Load = 32 ohms to Vdd/2) $\begin{aligned} & \text { Power = Low } \\ & \text { Power = High } \end{aligned}$ |  |  | $\begin{aligned} & 0.5 \mathrm{x} \text { Vdd } \\ & -1.3 \\ & 0.5 \mathrm{x} \mathrm{Vdd} \\ & -1.3 \end{aligned}$ | $\left\lvert\, \begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}\right.$ |  |
| ISob | Supply Current Including Bias Cell (No Load) <br> Power = Low <br> Power = High | - | $\begin{aligned} & 1.1 \\ & 2.6 \end{aligned}$ | $\begin{aligned} & 2 \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |  |
| PSRR ${ }_{\text {OB }}$ | Supply Voltage Rejection Ratio | 40 | 64 | - | dB |  |

Table 16. 3.3V DC Analog Output Buffer Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V ${ }_{\text {OSOB }}$ | Input Offset Voltage (Absolute Value) | - | 3 | 12 | mV |  |
| TCV ${ }_{\text {osob }}$ | Average Input Offset Voltage Drift | - | +6 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{V}_{\text {CMOB }}$ | Common-Mode Input Voltage Range | 0.5 | - | Vdd - 1.0 | V |  |
| Routob | Output Resistance <br> Power = Low <br> Power = High | - |  | $\begin{array}{\|l} 10 \\ 10 \\ \hline \end{array}$ | $\begin{aligned} & \Omega \\ & \Omega \\ & \hline \end{aligned}$ |  |
| Vohighob | High Output Voltage Swing (Load = 1k ohms to Vdd/2) <br> Power = Low <br> Power $=$ High | $\begin{aligned} & 0.5 \times \mathrm{Vdd} \\ & +1.0 \\ & 0.5 \times \mathrm{Vdd} \\ & +1.0 \\ & \hline \end{aligned}$ |  | - | $\left\lvert\, \begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}\right.$ |  |
| V ${ }_{\text {LOWOB }}$ | Low Output Voltage Swing (Load = 1k ohms to Vdd/2) $\begin{aligned} & \text { Power = Low } \\ & \text { Power = High } \end{aligned}$ | - |  | $\begin{aligned} & 0.5 \times \mathrm{Vdd} \\ & -1.0 \\ & 0.5 \mathrm{x} \text { Vdd } \\ & -1.0 \\ & \hline \end{aligned}$ | $\left\lvert\, \begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}\right.$ |  |
| $\mathrm{I}_{\text {SOB }}$ | Supply Current Including Bias Cell (No Load) <br> Power = Low <br> Power = High | - | $\begin{aligned} & 0.8 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |  |
| PSRR ${ }_{\text {OB }}$ | Supply Voltage Rejection Ratio | 60 | 64 | - | dB |  |

## DC Switch Mode Pump Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, or 3.0 V to 3.6 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at $25^{\circ} \mathrm{C}$ and are for design guidance only.
Table 17. DC Switch Mode Pump (SMP) Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VPUMP 5V | 5V Output Voltage at Vdd from Pump | 4.75 | 5.0 | 5.25 | V | Configuration of footnote. ${ }^{\text {a }}$ Average, neglecting ripple. SMP trip voltage is set to 5.0 V . |
| VPUMP 3V | 3V Output Voltage at Vdd from Pump | 3.00 | 3.25 | 3.60 | V | Configuration of footnote. ${ }^{\text {a }}$ Average, neglecting ripple. SMP trip voltage is set to 3.25 V . |
| IPUMP | Available Output Current $\begin{aligned} & \mathrm{V}_{\mathrm{BAT}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{PUMP}}=3.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{BAT}}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{PUMP}}=5.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 8 \\ & 5 \end{aligned}$ | - |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | Configuration of footnote. ${ }^{\text {a }}$ <br> SMP trip voltage is set to 3.25 V . <br> SMP trip voltage is set to 5.0 V . |
| $\mathrm{V}_{\text {BAT }} \mathrm{V}$ | Input Voltage Range from Battery | 1.8 | - | 5.0 | V | Configuration of footnote. ${ }^{\text {a }}$ SMP trip voltage is set to 5.0V. |
| $\mathrm{V}_{\text {BAT }} \mathrm{C}$ | Input Voltage Range from Battery | 1.0 | - | 3.3 | V | Configuration of footnote. ${ }^{\text {a }}$ SMP trip voltage is set to 3.25 V . |
| VBATSTART | Minimum Input Voltage from Battery to Start Pump | 1.2 | - | - | V | Configuration of footnote. ${ }^{a} 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 100$. 1.25 V at $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$. |
| $\triangle V_{\text {PUMP_Line }}$ | Line Regulation (over $\mathrm{V}_{\text {BAT }}$ range) | - | 5 | - | \% $\mathrm{V}_{0}$ | Configuration of footnote. ${ }^{\mathrm{a}} \mathrm{V}_{\mathrm{O}}$ is the " Vdd Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 3-15 on page 27. |
| $\begin{aligned} & \Delta V_{\text {PUMP_Loa }} \\ & \mathrm{d} \end{aligned}$ | Load Regulation | - | 5 | - | \% $\mathrm{V}_{0}$ | Configuration of footnote. ${ }^{\mathrm{a}} \mathrm{V}_{\mathrm{O}}$ is the " Vdd Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 3-15 on page 27. |
| $\Delta V_{\text {PUMP_Rip }}$ ple | Output Voltage Ripple (depends on capacitor/load) | - | 100 | - | mVpp | Configuration of footnote. ${ }^{\text {a }}$ Load is 5 mA . |
| $\mathrm{E}_{3}$ | Efficiency | 35 | 50 | - | \% | Configuration of footnote. ${ }^{\text {a }}$ Load is 5 mA . SMP trip voltage is set to 3.25 V . |

Table 17. DC Switch Mode Pump (SMP) Specifications (continued)

| FPUMP | Switching Frequency | - | 1.4 | - | MHz |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| DCPUMP | Switching Duty Cycle | - | 50 | - | $\%$ |  |

a. $L_{1}=2 \mu H$ inductor, $C_{1}=10 \mu \mathrm{~F}$ capacitor, $\mathrm{D}_{1}=$ Schottky diode. See Figure 5.

Figure 5. Basic Switch Mode Pump Circuit


## DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, or 3.0 V to 3.6 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq$ $85^{\circ} \mathrm{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at $25^{\circ} \mathrm{C}$ and are for design guidance only.
The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset
error of the AGND buffer local to the Analog Continuous Time PSoC block. Reference control power is high.

Table 18. 5V DC Analog Reference Specifications

| Symbol | Description | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {BG5 }}$ | Bandgap Voltage Reference 5V | 1.28 | 1.30 | 1.32 | V |
| - | AGND = Vdd/2 ${ }^{\text {a }}$ | $\begin{array}{\|l\|} \hline \mathrm{Vdd} / 2- \\ 0.02 \end{array}$ | Vdd/2 | $\begin{aligned} & \mathrm{Vdd} / 2+ \\ & 0.02 \end{aligned}$ | V |
| - | AGND $=2 \times$ BandGap $^{\text {a }}$ | 2.52 | 2.60 | 2.72 | V |
| - | AGND = P2[4] (P2[4] = Vdd/2) ${ }^{\text {a }}$ | $\begin{aligned} & \hline \text { P2[4] - } \\ & 0.013 \end{aligned}$ | P2[4] | $\begin{aligned} & \mathrm{P} 2[4]+ \\ & 0.013 \end{aligned}$ | V |
| - | AGND = BandGap ${ }^{\text {a }}$ | 1.27 | 1.3 | 1.34 | V |
| - | AGND $=1.6 \times$ BandGap $^{\text {a }}$ | 2.03 | 2.08 | 2.13 | V |
| - | AGND Block to Block Variation (AGND = Vdd/2) ${ }^{\text {a }}$ | -0.034 | 0.000 | 0.034 | V |
| - | RefHi = Vdd/2 + BandGap | $\begin{aligned} & \hline \mathrm{Vdd} / 2+ \\ & 1.21 \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{Vdd} / 2+ \\ 1.3 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{Vdd} / 2+ \\ & 1.382 \end{aligned}$ | V |
| - | RefHi $=3 \times$ BandGap | 3.75 | 3.9 | 4.05 | V |
| - | RefHi $=2 \times$ BandGap + P2[6] (P2[6] = 1.3V) | $\begin{aligned} & \text { P2[6] + } \\ & 2.478 \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \hline \mathrm{P} 2[6]+ \\ 2.6 \\ \hline \end{array}$ | $\begin{aligned} & \text { P2[6] + } \\ & 2.722 \end{aligned}$ | V |
| - | RefHi = P2[4] + BandGap (P2[4] = Vdd/2) | $\begin{array}{\|l\|} \hline \mathrm{P} 2[4]+ \\ 1.218 \\ \hline \end{array}$ | $\begin{array}{\|l} \hline \mathrm{P} 2[4]+ \\ 1.3 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{P} 2[4]+ \\ & 1.382 \\ & \hline \end{aligned}$ | V |
| - | RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V) | $\begin{array}{\|l\|} \hline \mathrm{P} 2[4]+ \\ \mathrm{P} 2[6] \text { - } \\ 0.058 \end{array}$ | $\begin{array}{\|l} \mathrm{P} 2[4]+ \\ \mathrm{P} 2[6] \end{array}$ | $\begin{aligned} & \mathrm{P} 2[4]+ \\ & \mathrm{P} 2[6]+ \\ & 0.058 \\ & \hline \end{aligned}$ | V |
| - | RefHi $=2 \times$ BandGap | 2.50 | 2.60 | 2.70 | V |
| - | RefHi $=3.2 \times$ BandGap | 4.02 | 4.16 | 4.29 | V |
| - | RefLo = Vdd/2-BandGap | $\begin{array}{\|l\|} \hline \text { Vdd/2 - } \\ 1.369 \end{array}$ | $\begin{aligned} & \hline \mathrm{Vdd} / 2- \\ & 1.30 \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{Vdd} / 2- \\ 1.231 \\ \hline \end{array}$ | V |
| - | RefLo = BandGap | 1.20 | 1.30 | 1.40 | V |
| - | RefLo = $2 \times$ BandGap - P2[6] (P2[6] = 1.3V) | $\begin{array}{\|l\|} \hline 2.489- \\ \text { P2[6] } \\ \hline \end{array}$ | $\begin{aligned} & 2.6- \\ & \mathrm{P} 2[6] \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline 2.711 \\ \text { P2[6] } \\ \hline \end{array}$ | V |
| - | RefLo = P2[4] - BandGap (P2[4] = Vdd/2) | $\begin{aligned} & \hline \text { P2[4] - } \\ & 1.368 \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \hline \mathrm{P} 2[4]- \\ 1.30 \\ \hline \end{array}$ | $\begin{aligned} & \text { P2[4] - } \\ & 1.232 \end{aligned}$ | V |
| - | RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V) | $\begin{array}{\|l\|} \hline \text { P2[4] - } \\ \text { P2[6] - } \\ 0.042 \end{array}$ | $\begin{array}{\|l} \mathrm{P} 2[4]- \\ \text { P2[6] } \end{array}$ | $\begin{aligned} & \hline \text { P2[4] - } \\ & \text { P2[6] + } \\ & 0.042 \end{aligned}$ | V |

[^2]Table 19. 3.3V DC Analog Reference Specifications

| Symbol | Description | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VBG33 | Bandgap Voltage Reference 3.3V | 1.28 | 1.30 | 1.32 | V |
| - | AGND = Vdd/2 ${ }^{\text {a }}$ | $\begin{array}{\|l\|} \hline \text { Vdd/2 - } \\ 0.02 \\ \hline \end{array}$ | Vdd/2 | $\begin{array}{\|l\|} \hline V d d / 2+ \\ 0.02 \\ \hline \end{array}$ | V |
| - | AGND $=2 \times$ BandGap $^{\text {a }}$ | Not Allowed |  |  |  |
| - | AGND = P2[4] (P2[4] = Vdd/2) | $\begin{array}{\|l\|} \hline \text { P2[4] - } \\ 0.009 \\ \hline \end{array}$ | P2[4] | $\begin{aligned} & \mathrm{P} 2[4]+ \\ & 0.009 \end{aligned}$ | V |
| - | AGND = BandGap ${ }^{\text {a }}$ | 1.27 | 1.30 | 1.34 | V |
| - | AGND $=1.6 \times$ BandGap $^{\text {a }}$ | 2.03 | 2.08 | 2.13 | V |
| - | AGND Block to Block Variation (AGND = Vdd/2) ${ }^{\text {a }}$ | -0.034 | 0.000 | 0.034 | mV |
| - | RefHi = Vdd/2 + BandGap | Not Allowed |  |  |  |
| - | RefHi $=3 \times$ BandGap | Not Allowed |  |  |  |
| - | RefHi $=2 \times$ BandGap + P2[6] (P2[6] = 0.5V) | Not Allowed |  |  |  |
| - | RefHi = P2[4] + BandGap (P2[4] = Vdd/2) | Not Allowed |  |  |  |
| - | RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V) | $\begin{aligned} & \hline \mathrm{P} 2[4]+ \\ & \mathrm{P} 2[6] \text { - } \\ & 0.042 \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \mathrm{P} 2[4]+ \\ \mathrm{P} 2[6] \end{array}$ | $\begin{aligned} & \hline \mathrm{P} 2[4]+ \\ & \mathrm{P} 2[6]+ \\ & 0.042 \\ & \hline \end{aligned}$ | V |
| - | RefHi $=2 \times$ BandGap | 2.50 | 2.60 | 2.70 | V |
| - | RefHi $=3.2 \times$ BandGap | Not Allowed |  |  |  |
| - | RefLo = Vdd/2-BandGap | Not Allowed |  |  |  |
| - | RefLo = BandGap | Not Allowed |  |  |  |
| - | RefLo $=2 \times$ BandGap - P2[6] (P2[6] = 0.5V) | Not Allowed |  |  |  |
| - | RefLo = P2[4] - BandGap (P2[4] = Vdd/2) | Not Allowed |  |  |  |
| - | RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V) | $\begin{array}{\|l\|} \hline \text { P2[4] - } \\ \text { P2[6] - } \\ 0.036 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{P} 2[4] \\ & \mathrm{P} 2[6] \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{P} 2[4]- \\ \mathrm{P} 2[6]+ \\ 0.036 \\ \hline \end{array}$ | V |

a. AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is $1.3 \mathrm{~V} \pm 0.02 \mathrm{~V}$.

## DC Analog PSoC Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, or 3.0 V to 3.6 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at $25^{\circ} \mathrm{C}$ and are for design guidance only.

Table 20. DC Analog PSoC Block Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{R}_{\mathrm{CT}}$ | Resistor Unit Value (Continuous Time) | - | 12.2 | - | $\mathrm{k} \Omega$ |  |
| $\mathrm{C}_{s \mathrm{C}}$ | Capacitor Unit Value (Switch Cap) | - | 80 | - | fF |  |

## DC POR, SMP, and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, or 3.0 V to 3.6 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at $25^{\circ} \mathrm{C}$ and are for design guidance only.

Table 21. DC POR, SMP, and LVD Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VPPOROR <br> VPPOR1R <br> VPPOR2R | Vdd Value for PPOR Trip (positive ramp) <br> PORLEV[1:0] = 00b <br> PORLEV[1:0] = 01b <br> PORLEV[1:0] = 10b | - | $\begin{array}{\|l} 2.91 \\ 4.39 \\ 4.55 \end{array}$ | - | V |  |
| VPPORO <br> VPPOR1 <br> VPPOR2 | Vdd Value for PPOR Trip (negative ramp) $\begin{aligned} & \operatorname{PORLEV}[1: 0]=00 \mathrm{~b} \\ & \operatorname{PORLEV}[1: 0]=01 \mathrm{~b} \\ & \operatorname{PORLEV}[1: 0]=10 \mathrm{~b} \end{aligned}$ | - | $\begin{array}{\|l} 2.82 \\ 4.39 \\ 4.55 \end{array}$ | - | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{PH} 0} \\ & \mathrm{~V}_{\mathrm{PH} 1} \\ & \mathrm{~V}_{\mathrm{PH} 2} \end{aligned}$ | PPOR Hysteresis <br> PORLEV[1:0] = 00b <br> PORLEV[1:0] = 01b <br> PORLEV[1:0] = 10b | - - - | $\begin{array}{\|l} 92 \\ 0 \\ 0 \end{array}$ |  | $\left\lvert\, \begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}\right.$ |  |
| VLVDO <br> VLVD1 <br> VLVD2 <br> VLVD3 <br> VLVD4 <br> VLVD5 <br> VLVD6 <br> VLVD7 | Vdd Value for LVD Trip $\begin{aligned} & V M[2: 0]=000 b \\ & V M[2: 0]=001 b \\ & V M[2: 0]=010 b \\ & V M[2: 0]=011 b \\ & V M[2: 0]=100 b \\ & V M[2: 0]=101 b \\ & V M[2: 0]=110 b \\ & V M[2: 0]=111 b \end{aligned}$ | $\begin{aligned} & 2.86 \\ & 2.96 \\ & 3.07 \\ & 3.92 \\ & 4.39 \\ & 4.55 \\ & 4.63 \\ & 4.72 \end{aligned}$ | $\begin{array}{\|l} 2.92 \\ 3.02 \\ 3.13 \\ 4.00 \\ 4.48 \\ 4.64 \\ 4.73 \\ 4.81 \end{array}$ | $\begin{aligned} & 2.98^{\mathrm{a}} \\ & 3.08 \\ & 3.20 \\ & 4.08 \\ & 4.57 \\ & 4.74^{\mathrm{b}} \\ & 4.82 \\ & 4.91 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |  |
| VPUMPO <br> VPUMP1 <br> VPUMP2 <br> VPUMP3 <br> VPUMP4 <br> VPUMP5 <br> VPUMP6 <br> VPUMP7 | Vdd Value for SMP Trip $\begin{aligned} & V M[2: 0]=000 b \\ & V M[2: 0]=001 b \\ & V M[2: 0]=010 b \\ & V M[2: 0]=011 b \\ & V M[2: 0]=100 b \\ & V M[2: 0]=101 b \\ & V M[2: 0]=110 b \\ & V M[2: 0]=111 b \end{aligned}$ | $\begin{aligned} & 2.96 \\ & 3.03 \\ & 3.18 \\ & 4.11 \\ & 4.55 \\ & 4.63 \\ & 4.72 \\ & 4.90 \end{aligned}$ | $\begin{aligned} & 3.02 \\ & 3.10 \\ & 3.25 \\ & 4.19 \\ & 4.64 \\ & 4.73 \\ & 4.82 \\ & 5.00 \end{aligned}$ | $\begin{aligned} & 3.08 \\ & 3.16 \\ & 3.32 \\ & 4.28 \\ & 4.74 \\ & 4.82 \\ & 4.91 \\ & 5.10 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |  |

a. Always greater than 50 mV above $\operatorname{PPOR}(\operatorname{PORLEV}=00)$ for falling supply.
b. Always greater than 50 mV above PPOR (PORLEV = 10) for falling supply.

## DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, or 3.0 V to 3.6 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at $25^{\circ} \mathrm{C}$ and are for design guidance only.

Table 22. DC Programming Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDDP | Supply Current During Programming or Verify | - | 10 | 30 | mA |  |
| VILP | Input Low Voltage During Programming or Verify | - | - | 0.8 | V |  |
| VIHP | Input High Voltage During Programming or Verify | 2.2 | - | - | V |  |
| IILP | Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify | - | - | 0.2 | mA | Driving internal pull-down resistor. |
| IIHP | Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify | - | - | 1.5 | mA | Driving internal pull-down resistor. |
| V OLV | Output Low Voltage During Programming or Verify | - | - | $\begin{aligned} & \text { Vss + } \\ & 0.75 \\ & \hline \end{aligned}$ | V |  |
| V OHV | Output High Voltage During Programming or Verify | Vdd - 1.0 | - | Vdd | V |  |
| FlashenpB | Flash Endurance (per block) | 50,000 | - | - | - | Erase/write cycles per block. |
| Flash $_{\text {ENT }}$ | Flash Endurance (total) ${ }^{\text {a }}$ | $\begin{aligned} & 1,800,00 \\ & 0 \end{aligned}$ | - | - | - | Erase/write cycles. |
| FlashDR | Flash Data Retention | 10 | - | - | Years |  |

a. A maximum of $36 \times 50,000$ block endurance cycles is allowed. This may be balanced between operations on $36 \times 1$ blocks of 50,000 maximum cycles each, $36 \times 2$ blocks of 25,000 maximum cycles each, or $36 \times 4$ blocks of 12,500 maximum cycles each (to limit the total number of cycles to $36 \times 50,000$ and that no single block ever sees more than 50,000 cycles).
For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.

## AC Electrical Characteristics

## AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, or 3.0 V to 3.6 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at $25^{\circ} \mathrm{C}$ and are for design guidance only.
Note See the individual user module data sheets for information on maximum frequencies for user modules.
Table 23. AC Chip-Level Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FIMO24 | Internal Main Oscillator Frequency for 24 MHz | 23.4 | 24 | $24.6^{\text {a,b,c }}$ | MHz | Trimmed for 5 V or 3.3 V operation using factory trim values. See the figure on page 19. SLIMO Mode = 0 . |
| FıMO6 | Internal Main Oscillator Frequency for 6 MHz | 5.75 | 6 | $6.35^{\text {a,b,c }}$ | MHz | Trimmed for 5 V or 3.3 V operation using factory trim values. See the figure on page 19. SLIMO Mode = 1 . |
| FCPU1 | CPU Frequency (5V Nominal) | 0.93 | 24 | $24.6{ }^{\text {a,b }}$ | MHz |  |
| FCPU2 | CPU Frequency (3.3V Nominal) | 0.93 | 12 | $12.3{ }^{\text {b,c }}$ | MHz |  |
| $\mathrm{F}_{48 \mathrm{M}}$ | Digital PSoC Block Frequency | 0 | 48 | $49.2^{\text {a,b,d }}$ | MHz | Refer to the AC Digital Block Specifications below. |
| $\mathrm{F}_{24 \mathrm{M}}$ | Digital PSoC Block Frequency | 0 | 24 | $24.6{ }^{\text {b, d }}$ | MHz |  |
| $\mathrm{F}_{32 \mathrm{~K} 1}$ | Internal Low Speed Oscillator Frequency | 15 | 32 | 64 | kHz |  |
| F32K2 | External Crystal Oscillator | - | 32.768 | - | kHz | Accuracy is capacitor and crystal dependent. 50\% duty cycle. |
| FPLL | PLL Frequency | - | 23.986 | - | MHz | A multiple (x732) of crystal frequency. |
| Jitter24M2 | 24 MHz Period Jitter (PLL) | - | - | 600 | ps |  |
| TPLLSLEW | PLL Lock Time | 0.5 | - | 10 | ms |  |
| TPLLSLEWLOW | PLL Lock Time for Low Gain Setting | 0.5 | - | 50 | ms |  |
| Tos | External Crystal Oscillator Startup to 1\% | - | 250 | 500 | ms |  |
| Tosacc | External Crystal Oscillator Startup to 100 ppm | - | 300 | 600 | ms | The crystal oscillator frequency is within 100 ppm of its final value by the end of the Tosacc period. Correct operation assumes a properly loaded 1 uW maximum drive level 32.768 kHz crystal. $3.0 \mathrm{~V} \leq \mathrm{Vdd} \leq 5.5 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{TA}_{\mathrm{A}}$ $\leq 85^{\circ} \mathrm{C}$. |
| Jitter32k | 32 kHz Period Jitter | - | 100 |  | ns |  |
| TXRST | External Reset Pulse Width | 10 | - | - | $\mu \mathrm{S}$ |  |
| DC24M | 24 MHz Duty Cycle | 40 | 50 | 60 | \% |  |
| Step24M | 24 MHz Trim Step Size | - | 50 | - | kHz |  |
| Fout48M | 48 MHz Output Frequency | 46.8 | 48.0 | $49.2^{\text {a,c }}$ | MHz | Trimmed. Utilizing factory trim values. |
| Jitter24M1 | 24 MHz Period Jitter (IMO) | - | 600 |  | ps |  |
| $\mathrm{F}_{\text {MAX }}$ | Maximum frequency of signal on row input or row output. | - | - | 12.3 | MHz |  |
| TRAMP | Supply Ramp Time | 0 | - | - | $\mu \mathrm{S}$ |  |

a. $4.75 \mathrm{~V}<\mathrm{Vdd}<5.25 \mathrm{~V}$.
b. Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.
c. 3.0 V < Vdd < 3.6V. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on trimming for operation at 3.3V.
d. See the individual user module data sheets for information on maximum frequencies for user modules.

Figure 6. PLL Lock Timing Diagram


Figure 7. PLL Lock for Low Gain Setting Timing Diagram


Figure 8. External Crystal Oscillator Startup Timing Diagram


Figure 9. 24 MHz Period Jitter (IMO) Timing Diagram


Figure 10. 32 kHz Period Jitter (ECO) Timing Diagram


## AC General Purpose IO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, or 3.0 V to 3.6 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at $25^{\circ} \mathrm{C}$ and are for design guidance only.

Table 24. AC GPIO Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| FGPIO | GPIO Operating Frequency | 0 | - | 12.3 | MHz | Normal Strong Mode |
| TRiseF | Rise Time, Normal Strong Mode, Cload $=50 \mathrm{pF}$ | 3 | - | 18 | ns | Vdd $=4.75$ to $5.25 \mathrm{~V}, 10 \%-90 \%$ |
| TFallF | Fall Time, Normal Strong Mode, Cload $=50 \mathrm{pF}$ | 2 | - | 18 | ns | Vdd $=4.75$ to $5.25 \mathrm{~V}, 10 \%-90 \%$ |
| TRiseS | Rise Time, Slow Strong Mode, Cload $=50 \mathrm{pF}$ | 10 | 27 | - | ns | Vdd $=3$ to $5.25 \mathrm{~V}, 10 \%-90 \%$ |
| TFallS | Fall Time, Slow Strong Mode, Cload $=50 \mathrm{pF}$ | 10 | 22 | - | ns | Vdd =3 to $5.25 \mathrm{~V}, 10 \%-90 \%$ |

Figure 11. GPIO Timing Diagram


## AC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, or 3.0 V to 3.6 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq$ $85^{\circ} \mathrm{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at $25^{\circ} \mathrm{C}$ and are for design guidance only.
Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.
Power $=$ High and Opamp Bias $=$ High is not supported at 3.3 V .

Table 25. 5V AC Operational Amplifier Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TroA | Rising Settling Time to $0.1 \%$ for a $1 V$ Step ( 10 pF load, Unity Gain) <br> Power = Low, Opamp Bias = Low <br> Power = Medium, Opamp Bias = High <br> Power = High, Opamp Bias = High |  |  | $\begin{array}{\|l\|} 3.9 \\ 0.72 \\ 0.62 \\ \hline \end{array}$ | $\mu \mathrm{S}$ $\mu \mathrm{S}$ $\mu \mathrm{S}$ |  |
| TSOA | Falling Settling Time to $0.1 \%$ for a 1V Step ( 10 pF load, Unity Gain) <br> Power = Low, Opamp Bias = Low <br> Power = Medium, Opamp Bias = High <br> Power = High, Opamp Bias = High |  |  | $\begin{array}{\|l} 5.9 \\ 0.92 \\ 0.72 \end{array}$ | $\mu \mathrm{s}$ $\mid \mu \mathrm{s}$ $\mu \mathrm{s}$ |  |
| SRROA | Rising Slew Rate ( $20 \%$ to $80 \%$ ) of a 1V Step ( 10 pF load, Unity Gain) <br> Power = Low, Opamp Bias = Low <br> Power = Medium, Opamp Bias = High <br> Power = High, Opamp Bias = High | $\begin{aligned} & 0.15 \\ & 1.7 \\ & 6.5 \\ & \hline \end{aligned}$ |  |  | $\mathrm{V} / \mu \mathrm{s}$ <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mathrm{V} / \mu \mathrm{s}$ |  |
| SRFOA | Falling Slew Rate ( $20 \%$ to $80 \%$ ) of a 1V Step ( 10 pF load, Unity Gain) <br> Power = Low, Opamp Bias = Low <br> Power = Medium, Opamp Bias $=$ High <br> Power $=$ High, Opamp Bias $=$ High | $\begin{array}{\|l} 0.01 \\ 0.5 \\ 4.0 \\ \hline \end{array}$ |  |  | $\mathrm{V} / \mu \mathrm{s}$ <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mathrm{V} / \mu \mathrm{S}$ |  |
| BWOA | Gain Bandwidth Product <br> Power = Low, Opamp Bias = Low <br> Power = Medium, Opamp Bias $=$ High <br> Power = High, Opamp Bias = High | $\begin{aligned} & 0.75 \\ & 3.1 \\ & 5.4 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |  |
| $\mathrm{E}_{\text {NOA }}$ | Noise at 1 kHz (Power = Medium, Opamp Bias = High) | - | 100 | - | $\mathrm{nV} / \mathrm{rt}-\mathrm{Hz}$ |  |

Table 26. 3.3V AC Operational Amplifier Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TROA | Rising Settling Time to $0.1 \%$ of a 1 V Step ( 10 pF load, Unity Gain) <br> Power = Low, Opamp Bias = Low <br> Power $=$ Medium, Opamp Bias $=$ High |  |  | $\begin{aligned} & 3.92 \\ & 0.72 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~s} \end{aligned}$ |  |
| TSOA | Falling Settling Time to $0.1 \%$ of a 1V Step ( 10 pF load, Unity Gain) <br> Power = Low, Opamp Bias = Low <br> Power = Medium, Opamp Bias = High |  |  | $\begin{aligned} & 5.41 \\ & 0.72 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |  |
| $\mathrm{SR}_{\text {ROA }}$ | Rising Slew Rate ( $20 \%$ to $80 \%$ ) of a 1V Step ( 10 pF load, Unity Gain) <br> Power = Low, Opamp Bias = Low <br> Power = Medium, Opamp Bias = High | $\begin{aligned} & 0.31 \\ & 2.7 \end{aligned}$ |  | - | $\mathrm{V} / \mu \mathrm{s}$ <br> V/us |  |
| SR FOAA | Falling Slew Rate ( $20 \%$ to $80 \%$ ) of a 1 V Step ( 10 pF load, Unity Gain) <br> Power = Low, Opamp Bias = Low <br> Power = Medium, Opamp Bias = High | $\begin{array}{\|l\|} \hline 0.24 \\ 1.8 \\ \hline \end{array}$ | - | - | $\mathrm{V} / \mu \mathrm{s}$ <br> $\mathrm{V} / \mathrm{\mu s}$ |  |
| $\mathrm{BW}_{\text {OA }}$ | Gain Bandwidth Product <br> Power = Low, Opamp Bias = Low <br> Power = Medium, Opamp Bias = High | $\begin{aligned} & 0.67 \\ & 2.8 \\ & \hline \end{aligned}$ | - | - | $\left\lvert\, \begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}\right.$ |  |
| E ${ }_{\text {NOA }}$ | Noise at 1 kHz (Power $=$ Medium, Opamp Bias $=$ High ) | - | 100 | - | $\mathrm{nV} / \mathrm{rt}-\mathrm{Hz}$ |  |

When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to $5(14 \mathrm{~dB})$. This is at frequencies above the corner frequency defined by the on-chip 8.1 k resistance and the external capacitor.

Figure 12. Typical AGND Noise with P2[4] Bypass


At low frequencies, the opamp noise is proportional to $1 / \mathrm{f}$, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.

Figure 13. Typical Opamp Noise


## AC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}, 3.0 \mathrm{~V}$ to 3.6 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, or 2.4 V to 3.0 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, respectively. Typical parameters apply to 5 V at $25^{\circ} \mathrm{C}$ and are for design guidance only.

Table 27. AC Low Power Comparator Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $T_{\text {RLPC }}$ | LPC response time | - | - | 50 | $\mu \mathrm{~S}$ | $\geq 50 \mathrm{mV}$ overdrive comparator reference set <br> within V VEFLPC. |

## AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, or 3.0 V to 3.6 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at $25^{\circ} \mathrm{C}$ and are for design guidance only.

Table 28. AC Digital Block Specifications

| Function | Description | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| All Functions | Maximum Block Clocking Frequency ( $>4.75 \mathrm{~V}$ ) |  |  | 49.2 | MHz | 4.75 V < Vdd < 5.25 V . |
|  | Maximum Block Clocking Frequency ( $<4.75 \mathrm{~V}$ ) |  |  | 24.6 | MHz | $3.0 \mathrm{~V}<\mathrm{Vdd}<4.75 \mathrm{~V}$. |
| Timer | Capture Pulse Width | $50^{\text {a }}$ | - | - | ns |  |
|  | Maximum Frequency, No Capture | - | - | 49.2 | MHz | $4.75 \mathrm{~V}<\mathrm{Vdd}<5.25 \mathrm{~V}$. |
|  | Maximum Frequency, With Capture | - | - | 24.6 | MHz |  |
| Counter | Enable Pulse Width | $50^{\text {a }}$ | - | - | ns |  |
|  | Maximum Frequency, No Enable Input | - | - | 49.2 | MHz | $4.75 \mathrm{~V}<\mathrm{Vdd}<5.25 \mathrm{~V}$. |
|  | Maximum Frequency, Enable Input | - | - | 24.6 | MHz |  |
| Dead Band | Kill Pulse Width: |  |  |  |  |  |
|  | Asynchronous Restart Mode | 20 | - | - | ns |  |
|  | Synchronous Restart Mode | $50^{\text {a }}$ | - | - | ns |  |
|  | Disable Mode | $50^{\text {a }}$ | - | - | ns |  |
|  | Maximum Frequency | - | - | 49.2 | MHz | $4.75 \mathrm{~V}<\mathrm{Vdd}<5.25 \mathrm{~V}$. |
| CRCPRS (PRS Mode) | Maximum Input Clock Frequency | - | - | 49.2 | MHz | 4.75 V < Vdd < 5.25V. |
| CRCPRS (CRC Mode) | Maximum Input Clock Frequency | - | - | 24.6 | MHz |  |
| SPIM | Maximum Input Clock Frequency | - | - | 8.2 | MHz | Maximum data rate at 4.1 MHz due to 2 x over clocking. |
| SPIS | Maximum Input Clock Frequency | - | - | 4.1 | ns |  |
|  | Width of SS_ Negated Between Transmissions | $50^{\text {a }}$ | - | - | ns |  |
| Transmitter | Maximum Input Clock Frequency Vdd $\geq 4.75 \mathrm{~V}$, 2 Stop Bits | - | - | $\begin{aligned} & 24.6 \\ & 49.2 \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ | Maximum data rate at 3.08 MHz due to 8 x over clocking. <br> Maximum data rate at 6.15 MHz due to 8 x over clocking. |
| Receiver | Maximum Input Clock Frequency Vdd $\geq 4.75 \mathrm{~V}$, 2 Stop Bits | - | - | $\begin{aligned} & 24.6 \\ & 49.2 \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ | Maximum data rate at 3.08 MHz due to 8 x over clocking. Maximum data rate at 6.15 MHz due to 8 x over clocking. |

a. 50 ns minimum input pulse width is based on the input synchronizers running at $24 \mathrm{MHz}(42 \mathrm{~ns}$ nominal period).

## AC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, or 3.0 V to 3.6 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at $25^{\circ} \mathrm{C}$ and are for design guidance only.

Table 29. 5V AC Analog Output Buffer Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {ROB }}$ | Rising Settling Time to $0.1 \%$, 1V Step, 100pF Load <br> Power = Low <br> Power $=$ High |  |  | $\begin{aligned} & 4 \\ & 4 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |  |
| TSOB | Falling Settling Time to $0.1 \%$, 1V Step, 100pF Load <br> Power = Low <br> Power = High |  |  | $\begin{aligned} & 3.4 \\ & 3.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |  |
| SRROB | Rising Slew Rate (20\% to 80\%), 1V Step, 100pF Load <br> Power = Low <br> Power = High | $\begin{aligned} & 0.5 \\ & 0.5 \\ & \hline \end{aligned}$ |  | - | $\mathrm{V} / \mu \mathrm{s}$ <br> V/ $\mu \mathrm{s}$ |  |
| $\mathrm{SR}_{\mathrm{FOB}}$ | Falling Slew Rate (80\% to 20\%), 1V Step, 100pF Load <br> Power = Low <br> Power = High | $\begin{aligned} & 0.55 \\ & 0.55 \end{aligned}$ |  | - | $\mathrm{V} / \mathrm{\mu s}$ <br> V/us |  |
| BWOB | Small Signal Bandwidth, 20 mV pp, 3dB BW, 100pF Load <br> Power = Low <br> Power = High | $\begin{aligned} & 0.8 \\ & 0.8 \\ & \hline \end{aligned}$ | - | - | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |  |
| BW ${ }_{\text {OB }}$ | Large Signal Bandwidth, 1Vpp, 3dB BW, 100pF Load <br> Power = Low <br> Power = High | $\begin{aligned} & 300 \\ & 300 \\ & \hline \end{aligned}$ | - | - | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |  |

Table 30. 3.3V AC Analog Output Buffer Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TROB | Rising Settling Time to $0.1 \%$, 1V Step, 100pF Load $\begin{aligned} & \text { Power = Low } \\ & \text { Power = High } \end{aligned}$ | - |  | $\begin{aligned} & 4.7 \\ & 4.7 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \end{aligned}$ |  |
| TSOB | Falling Settling Time to $0.1 \%$, 1V Step, 100pF Load <br> Power = Low <br> Power = High | - |  | $\begin{aligned} & 4 \\ & 4 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \end{aligned}$ |  |
| $\mathrm{SR}_{\mathrm{ROB}}$ | Rising Slew Rate (20\% to 80\%), 1V Step, 100pF Load <br> Power = Low <br> Power = High | $\begin{array}{r} .36 \\ .36 \\ \hline \end{array}$ |  |  | $\mathrm{V} / \mu \mathrm{s}$ <br> $\mathrm{V} / \mu \mathrm{s}$ |  |
| SRFOB | Falling Slew Rate ( $80 \%$ to $20 \%$ ), 1V Step, 100pF Load $\begin{aligned} & \text { Power = Low } \\ & \text { Power = High } \end{aligned}$ | $\begin{array}{r} .4 \\ .4 \end{array}$ |  | - | $\begin{aligned} & \mathrm{V} / \mu \mathrm{s} \\ & \mathrm{~V} / \mu \mathrm{s} \end{aligned}$ |  |
| $\mathrm{BW}_{\text {OB }}$ | Small Signal Bandwidth, 20 mV pp , 3dB BW, 100pF Load <br> Power = Low <br> Power = High | $\begin{aligned} & 0.7 \\ & 0.7 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |  |
| $\mathrm{BW}_{\text {OB }}$ | Large Signal Bandwidth, 1V $\mathrm{pp}_{\mathrm{pp}}$, 3dB BW, 100pF Load <br> Power = Low <br> Power = High | $\begin{aligned} & 200 \\ & 200 \\ & \hline \end{aligned}$ |  | - | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |  |

## AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, or 3.0 V to 3.6 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at $25^{\circ} \mathrm{C}$ and are for design guidance only.

Table 31. 5V AC External Clock Specifications

| Symbol | Description | Min | Typ | Max | Units |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| FOSCEXT | Frequency | 0.093 | - | 24.6 | MHz |  |
| - | High Period | 20.6 | - | 5300 | ns |  |
| - | Low Period | 20.6 | - | - | ns |  |
| - | 150 | - | - | $\mu \mathrm{s}$ |  |  |

Table 32. 3.3V AC External Clock Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Foscext | Frequency with CPU Clock divide by 1 | 0.093 | - | 12.3 | MHz | Maximum CPU frequency is 12 MHz at 3.3 V . With the CPU clock divider set to 1 , the external clock must adhere to the maximum frequency and duty cycle requirements. |
| Foscext | Frequency with CPU Clock divide by 2 or greater | 0.186 | - | 24.6 | MHz | If the frequency of the external clock is greater than 12 MHz , the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met. |
| - | High Period with CPU Clock divide by 1 | 41.7 | - | 5300 | ns |  |
| - | Low Period with CPU Clock divide by 1 | 41.7 | - | - | ns |  |
| - | Power Up IMO to Switch | 150 | - | - | $\mu \mathrm{S}$ |  |

## AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, or 3.0 V to 3.6 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at $25^{\circ} \mathrm{C}$ and are for design guidance only.

Table 33. AC Programming Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TrSCLK | Rise Time of SCLK | 1 | - | 20 | ns |  |
| T FSCLK | Fall Time of SCLK | 1 | - | 20 | ns |  |
| TSSCLK | Data Set up Time to Falling Edge of SCLK | 40 | - | - | ns |  |
| Thsclk | Data Hold Time from Falling Edge of SCLK | 40 | - | - | ns |  |
| FSCLK | Frequency of SCLK | 0 | - | 8 | MHz |  |
| TERASEB | Flash Erase Time (Block) | - | 10 | - | ms |  |
| Twrite | Flash Block Write Time | - | 10 | - | ms |  |
| T DSCLK | Data Out Delay from Falling Edge of SCLK | - | - | 45 | ns | Vdd > 3.6 |
| TDSCLK3 | Data Out Delay from Falling Edge of SCLK | - | - | 50 | ns | $3.0 \leq$ Vdd $\leq 3.6$ |

## $A C I^{2} C$ Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, or 3.0 V to 3.6 V and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at $25^{\circ} \mathrm{C}$ and are for design guidance only.

Table 34. AC Characteristics of the $I^{2} \mathrm{C}$ SDA and SCL Pins

| Symbol | Description | Standard Mode |  | Fast Mode |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| FSCLI2C | SCL Clock Frequency | 0 | 100 | 0 | 400 | kHz |  |
| Thdstal2C | Hold Time (repeated) START Condition. After this period, the first clock pulse is generated. | 4.0 | - | 0.6 | - | $\mu \mathrm{S}$ |  |
| TLowi2c | LOW Period of the SCL Clock | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |  |
| THIGHI2C | HIGH Period of the SCL Clock | 4.0 | - | 0.6 | - | $\mu \mathrm{S}$ |  |
| TSustal2C | Set-up Time for a Repeated START Condition | 4.7 | - | 0.6 | - | $\mu \mathrm{S}$ |  |
| Thdiati2c | Data Hold Time | 0 | - | 0 | - | $\mu \mathrm{S}$ |  |
| TSUDATI2C | Data Set-up Time | 250 | - | $100^{\text {a }}$ | - | ns |  |
| TSUSTOI2C | Set-up Time for STOP Condition | 4.0 | - | 0.6 | - | $\mu \mathrm{S}$ |  |
| TBUFI2C | Bus Free Time Between a STOP and START Condition | 4.7 | - | 1.3 | - | $\mu \mathrm{S}$ |  |
| TSPI2C | Pulse Width of spikes are suppressed by the input filter. | - | - | 0 | 50 | ns |  |

a. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement tsu;DAT $\geq 250$ ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line trmax + tsu;DAT $=1000+250=1250 \mathrm{~ns}$ (according to the Standard-Mode I2C-bus specification) before the SCL line is released.

Figure 14. Definition for Timing for Fast/Standard Mode on the $I^{2} C$ Bus


## Packaging Information

This section illustrates the packaging specifications for the CY8CLED16 EZ-Color device, along with the thermal impedances for each package and the typical package capacitance on crystal pins.
Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled PSoC Emulator Pod Dimensions at http://www.cypress.com/design/MR10161.

## Packaging Dimensions

Figure 15. 28-Lead (210-Mil) SSOP


DINENSIINS IN MLLIMETERS $\frac{\text { NIN. }}{\text { MAK. }}$


$$
\text { DIMENSIONS IN INCHES } \frac{\text { MIN }}{\text { MAX. }}
$$



Figure 17. 48-Lead (7x7 mm) QFN

TOP VEW
SIDE VEW


NOTES:

1. \% HATCH AREA IS SOLDERABLE EXPOSED METAL.
2. REFERENCE JEDECW: MO-220
3. PACKAGE WEIGHT: 0.13 g
4. ALL DIMENSIONS ARE IN MM [MIN/MAX]
5. PACKAGE CODE

| PART \# | DESCRIPTION |
| :---: | :---: |
| LF48A | STANDARD |
| LY48A | LEAD FREE |

Important Note For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes_papers/MLFAppNote.pdf.
Important Note Pinned vias for thermal conduction are not required for the low-power PSoC device.

## Thermal Impedances

Table 35. Thermal Impedances per Package

| Package | Typical $\theta_{\mathrm{JA}}{ }^{*}$ |
| :---: | :---: |
| 28 SSOP | $94{ }^{\circ} \mathrm{CNN}$ |
| 48 SSOP | $69^{\circ} \mathrm{C} / \mathrm{W}$ |
| 48 QFN $^{\star *}$ | $28^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{*} \mathrm{~T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+$ POWER $\times \theta_{\mathrm{JA}}$
${ }^{* *}$ To achieve the thermal impedance specified for the QFN package, the center thermal pad should be soldered to the PCB ground plane.

## Capacitance on Crystal Pins

Table 36. Typical Package Capacitance on Crystal Pins

| Package | Package Capacitance |
| :---: | :---: |
| 28 SSOP | 2.8 pF |
| 48 SSOP | 3.3 pF |
| 48 QFN | 1.8 pF |

## Solder Reflow Peak Temperature

Following is the minimum solder reflow peak temperature to achieve good solderability.

Table 37. Solder Reflow Peak Temperature

| Package | Minimum Peak <br> Temperature* | Maximum Peak <br> Temperature |
| :---: | :---: | :---: |
| 28 SSOP | $240^{\circ} \mathrm{C}$ | $260^{\circ} \mathrm{C}$ |
| 48 SSOP | $220^{\circ} \mathrm{C}$ | $260^{\circ} \mathrm{C}$ |
| 48 QFN | $220^{\circ} \mathrm{C}$ | $260^{\circ} \mathrm{C}$ |

*Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are $220 \pm 5^{\circ} \mathrm{C}$ with $\mathrm{Sn}-\mathrm{Pb}$ or $245 \pm 5^{\circ} \mathrm{C}$ with $\mathrm{Sn}-\mathrm{Ag}-\mathrm{Cu}$ paste. Refer to the solder manufacturer specifications.

## Development Tool Selection

## Software

This section presents the development tools available for all current PSoC device families including the CY8CLED16 EZ-Color family.

## PSoC Express ${ }^{\mathrm{TM}}$

As the newest addition to the PSoC development software suite, PSoC Express is the first visual embedded system design tool that allows a user to create an entire PSoC project and generate
a schematic, BOM, and data sheet without writing a single line of code. Users work directly with application objects such as LEDs, switches, sensors, and fans. PSoC Express is available free of charge at http://www.cypress.com/psocexpress.

## PSoC Designer ${ }^{\text {TM }}$

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for half a decade. PSoC Designer is available free of charge at http://www.cypress.com/psocdesigner.

## PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer or PSoC Express. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com/psocprogrammer.

## CY3202-C iMAGEcraft C Compiler

CY3202 is the optional upgrade to PSoC Designer that enables the iMAGEcraft $C$ compiler. It can be purchased from the Cypress Online Store. At http://www.cypress.com, click the Online Store shopping cart icon at the bottom of the web page, and click PSoC (Programmable System-on-Chip) to view a current list of available items.

## Evaluation Tools

All evaluation tools can be purchased from the Cypress Online Store.

## CY3261A-RGB EZ-Color RGB Kit

The CY3261A-RGB board is a preprogrammed HB LED color mix board with seven pre-set colors using the CY8CLED16 EZ-Color HB LED Controller. The board is accompanied by a CD containing the color selector software application, PSoC Express 3.0 Beta 2, PSoC Programmer, and a suite of documents, schematics, and firmware examples. The color selector software application can be installed on a host PC and is used to control the EZ-Color HB LED controller using the included USB cable. The application enables you to select colors via a CIE 1931 chart or by entering coordinates. The kit includes:

- Training Board (CY8CLED16)
- One mini-A to mini-B USB Cable
- PSoC Express CD-ROM
- Design Files and Application Installation CD-ROM

To program and tune this kit via PSoC Express 3.0 you must use a Mini Programmer Unit (CY3217 Kit) and a CY3240-I2CUSB kit.

## CY3210-MiniProg1

The CY3210-MiniProg1 kit allows a user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample
- 28-Pin CY8C27443-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable


## CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample (2) •

PSoC Designer Software CD

- Getting Started Guide
- USB 2.0 Cable


## Device Programmers

All device programmers can be purchased from the Cypress Online Store.

## CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- 3 Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3207ISSP In-System Serial Programmer (ISSP)
The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.
Note: CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable


## Accessories (Emulation and Programming)

Table 38. Emulation and Programming Accessories

| Part \# | Pin Package | Flex-Pod Kit ${ }^{\text {a }}$ | Foot Kit ${ }^{\text {b }}$ | Adapter ${ }^{\text {c }}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { CY8CLED16-2 } \\ & \text { 28PVXI } \end{aligned}$ | 8 SSOP | CY3250-29XXX | $\begin{aligned} & \text { CY3250-28 } \\ & \text { SSOP-FK } \end{aligned}$ | Adapters can be found at http://www.emulation.com. |
| $\begin{aligned} & \hline \text { CY8CLED16-4 } \\ & \text { 48PVXI } \end{aligned}$ | 8 SSOP | CY3250-29XXX | $\begin{aligned} & \text { CY3250-48 } \\ & \text { SSOP-FK } \end{aligned}$ |  |
| $\begin{aligned} & \hline \text { CY8CLED16-4 } \\ & \text { 48LFXI } \end{aligned}$ | 8 QFN | $\begin{aligned} & \text { CY3250-29XXX } \\ & \text { QFN } \end{aligned}$ | $\begin{aligned} & \text { CY3250-48 } \\ & \text { QFN-FK } \end{aligned}$ |  |

a. Flex-Pod kit includes a practice flex-pod and a practice PCB , in addition to two flex-pods.
b. Foot kit includes surface mount feet that can be soldered to the target PCB.
c. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at http://www.emulation.com.

## 3rd-Party Tools

Several tools have been specially designed by the following 3rd-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at http://www.cypress.com under DESIGN RESOURCES >> Evaluation Boards.

## Build a PSoC Emulator into Your Board

For details on how to emulate your circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, see Application Note "Debugging - Build a PSoC
Emulator into Your Board - AN2323" at
http://www.cypress.com/an2323.

## Ordering Information

## Key Device Features

The following table lists the CY8CLED16 EZ－Color devices＇key package features and ordering codes．
Table 39．Device Key Features and Ordering Information

| $\begin{aligned} & \text { s } \\ & \text { あ } \\ & \text { y } \\ & \text { 0 } \\ & 0 \end{aligned}$ |  |  | $\underset{\text { ミ }}{\substack{\text { Q }}}$ |  |  | $\cup$ is <br> 宿 |  |  | $\begin{aligned} & \text { m } \\ & \frac{0}{6} \\ & \frac{7}{6} \\ & \frac{1}{4} \\ & \hline \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 28 Pin（210 Mil）SSOP | CY8CLED16－28PVXI | 32K | 2K | Yes | －40C to＋85C | 16 | 12 | 24 | 12 | 4 | Yes |
| 28 Pin（ 210 Mil ）SSOP （Tape and Reel） | CY8CLED16－28PVXIT | 32K | 2 K | Yes | －40C to＋85C | 16 | 12 | 24 | 12 | 4 | Yes |
| 48 Pin（300 Mil）SSOP | CY8CLED16－48PVXI | 32K | 2K | Yes | －40C to＋85C | 16 | 12 | 44 | 12 | 4 | Yes |
| $\begin{aligned} & 48 \text { Pin (300 Mil) SSOP } \\ & \text { (Tape and Reel) } \\ & \hline \end{aligned}$ | CY8CLED16－48PVXIT | 32K | 2K | Yes | -40 C to＋85C | 16 | 12 | 44 | 12 | 4 | Yes |
| 48 Pin QFN | CY8CLED16－48LFXI | 32K | 2K | Yes | －40C to＋85C | 16 | 12 | 44 | 12 | 4 | Yes |
| $\begin{aligned} & \hline 48 \text { Pin QFN } \\ & \text { (Tape and Reel) } \end{aligned}$ | CY8CLED16－48LFXIT | 32K | 2 K | Yes | -40 C to＋85C | 16 | 12 | 44 | 12 | 4 | Yes |

## Ordering Code Definitions

CY 8 C LED $x x-x x x x x x$


## Document History

Table 40. CY8CLED16 Data Sheet Revision History

| Document Title: CY8CLED16 EZ-Color HB LED Controller |  |  |  |  |
| :--- | :---: | :--- | :--- | :--- |
| Document Number: 001-13105 |  |  |  |  |
| Revision | ECN \# | Issue Date | Origin of Change |  |
| $* *$ | 1148504 | See ECN | SFVTMP3 | New document (revision ${ }^{* *}$ ). |
|  |  |  |  |  |
| Distribution: External/Public |  |  |  | Posting: None |

© Cypress Semiconductor Corporation, 2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges

PSoC Designer ${ }^{T M}$, Programmable System-on-Chip ${ }^{\top M}$, and PSoC Express ${ }^{\top T M}$ are trademarks and PSoC® is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or
 in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for LED Lighting Systems on a Chip - SoC category:
Click to view products by Cypress manufacturer:

Other Similar products are found below :
CY8CLED03D02-56LTXI CY8CLED16-48LTXI CY8CLED02-16SXI CY8CLED03D01-56LTXI CY8CLED04G01-56LTXI CY8CLED0468LTXI CY8CLED03G01-56LTXI CY8CLED16-48PVXI CY8CLED08-48PVXI CY8CLED01D01-56LTXI CY8CLED04DOCD1-56LTXI CY8CLED08-48LFXI


[^0]:    48-Pin Device
    

[^1]:    Blank fields are Reserved and should not be accessed.

[^2]:    a. AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is $1.3 \mathrm{~V} \pm 0.02 \mathrm{~V}$.

