

256-Kbit (32 K × 8) Integrated Processor Companion with F-RAM

Features

- 256-Kbit ferroelectric random access memory (F-RAM)
 - □ Logically organized as 32 K × 8
 - ☐ High-endurance 100 trillion (10¹⁴) read/writes
 - □ 151-year data retention (See the Data Retention and Endurance table)
 - □ NoDelay[™] writes
 - □ Advanced high-reliability ferroelectric process
- High Integration Device Replaces Multiple Parts
 - □ Serial nonvolatile memory
 - □ Real time clock (RTC) with alarm
 - □ Low V_{DD} detection drives reset
 - Watchdog window timer
 - Early power-fail warning / NMI
 - □ 16-bit nonvolatile event counter
 - Serial number with write-lock for security
- Real-time Clock/Calendar
 - ☐ Backup current at 2 V: 1.15 μA at +25 °C
 - Seconds through centuries in BCD format
 - □ Tracks leap years through 2099
 - □ Uses standard 32.768 kHz crystal (6 pF/12.5 pF)
 - □ Software calibration
 - □ Supports battery or capacitor backup
- Processor Companion
 - □ Active-low reset output for V_{DD} and watchdog
 - □ Programmable low-V_{DD} reset thresholds
 - □ Manual reset filtered and debounced
 - □ Programmable watchdog window timer
 - □ Nonvolatile event counter tracks system intrusions or other events
 - Comparator for power-fail interrupt or other use
 - □ 64-bit programmable serial number with lock
- Fast serial peripheral interface (SPI)
 - □ Up to 16-MHz frequency
 - □ RTC, Supervisor controlled via SPI interface
 - □ Supports SPI mode 0 (0, 0) and mode 3 (1, 1)
- Low power consumption
 - 1.1 mA active current at 1 MHz
 - □ 150 µA standby current
- Operating voltage: V_{DD} = 2.7 V to 3.6 V
- Industrial temperature: -40 °C to +85 °C
- 14-pin small outline integrated circuit (SOIC) package
- Restriction of hazardous substances (RoHS) compliant
- Underwriters laboratory (UL) recognized

Functional Overview

The FM33256B device integrates F-RAM memory with the most commonly needed functions for processor-based systems. Major features include nonvolatile memory, real time clock, low-V_{DD} reset, watchdog timer, nonvolatile event counter, lockable 64-bit serial number area, and general purpose comparator that can be used for a power-fail (NMI) interrupt or any other purpose.

The FM33256B is a 256-Kbit nonvolatile memory employing an advanced ferroelectric process. A ferroelectric random access memory or F-RAM is nonvolatile and performs reads and writes similar to a RAM. It provides reliable data retention for 151 years while eliminating the complexities, overhead, and system-level reliability problems caused by other nonvolatile memories. The FM33256B is capable of supporting 10¹⁴ read/write cycles, or 100 million times more write cycles than EEPROM.

The real time clock (RTC) provides time and date information in BCD format. It can be permanently powered from an external backup voltage source, either a battery or a capacitor. The timekeeper uses a common external 32.768 kHz crystal and provides a calibration mode that allows software adjustment of timekeeping accuracy.


The processor companion includes commonly needed CPU support functions. Supervisory functions include a reset output signal controlled by either a low V_{DD} condition or a watchdog timeout. RST goes active when V_{DD} drops below a programmable threshold and remains active for 100 ms (max.) after V_{DD} rises above the trip point. A programmable watchdog timer runs from 60 ms to 1.8 seconds. The timer may also be programmed for a delayed start, which functions as a window timer. The watchdog timer is optional, but if enabled it will assert the reset signal for 100 ms if not restarted by the host within the time window. A flag-bit indicates the source of the reset.

A comparator on PFI compares an external input pin to the onboard 1.5 V reference. This is useful for generating a power-fail interrupt (NMI) but can be used for any purpose. The family also includes a programmable 64-bit serial number that can be locked making it unalterable. Additionally it offers an event counter that tracks the number of rising or falling edges detected on a dedicated input pin. The counter can be programmed to be nonvolatile under $V_{\rm DD}$ power or battery-backed using only $V_{\rm BAK}$. If $V_{\rm BAK}$ is connected to a battery or capacitor, then events will be counted even in the absence of $V_{\rm DD}$.

For a complete list of related documentation, click here.



Logic Block Diagram





Contents


Pinout	4
Pin Definitions	4
Overview	5
Memory Architecture	5
Processor Companion	5
Processor Supervisor	5
Manual Reset	6
Reset Flags	6
Power Fail Comparator	6
Event Counter	7
Serial Number	7
Alarm	8
Real-time Clock Operation	
Backup Power	9
Trickle Charger	
Calibration	
Crystal Type	10
Layout Recommendations	
Register Map	
Serial Peripheral Interface - SPI Bus	23
SPI Overview	23
SPI Modes	24
Power Up to First Access	
Command Structure	
WREN - Set Write Enable Latch	25
WRDI - Reset Write Enable Latch	
Status Register and Write Protection	
RDSR - Read Status Register	

14700 1441 0 1 1	
WRSR - Write Status Register	
RDPC - Read Processor Companion	
WRPC - Write Processor Companion	27
Memory Operation	28
Write Operation	28
Read Operation	28
Maximum Ratings	
Operating Range	30
DC Electrical Characteristics	30
Data Retention and Endurance	32
Capacitance	32
Thermal Resistance	32
AC Test Conditions	32
Supervisor Timing	33
AC Switching Characteristics	34
Ordering Information	35
Ordering Code Definitions	35
Package Diagram	
Acronyms	37
Document Conventions	37
Units of Measure	37
Document History Page	38
Sales, Solutions, and Legal Information	39
Worldwide Sales and Design Support	39
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	



Pinout

Figure 1. 14-pin SOIC pinout



Pin Definitions

Pin Name	I/O Type	Description
CS	Input	Chip Select. This active LOW input activates the device. When HIGH, the device enters low-power standby mode, ignores SCK and SI inputs, and the <u>SO</u> output is tristated. When LOW, the device internally activates the SCK signal. A falling edge on <u>CS</u> must occur before every opcode.
SCK	Input	Serial Clock . SI and SO activity is synchronized to the serial clock. Inputs are latched on the rising edge and outputs occur on the falling edge. Because the device is synchronous, the clock frequency may be any value between 0 and 16 MHz and may be interrupted at any time.
SI ^[1]	Input	Serial Input . Data is input to the device on this pin. The pin is sampled on the rising edge of SCK and is ignored at other times. It should always be driven to a valid logic level to meet I _{DD} specifications.
SO ^[1]	Output	Serial Output . This is the data output pin. It is driven during a read and remains tristated at all other times. Data transitions are driven on the falling edge of the serial clock.
CNT	Input	Event Counter Input . This input increments the counter when an edge is detected on this pin. The polarity is programmable and the counter value is nonvolatile or battery-backed, depending on the mode. This pin should be tied to ground if unused.
ACS	Output	Alarm/Calibration/SquareWave. This is an open-drain output that requires an external pull-up resistor. In normal operation, this pin acts as the active-low alarm output. In Calibration mode, a 512 Hz square-wave is driven out. In SquareWave mode, the user may select a frequency of 1, 512, 4096, or 32768 Hz to be used as a continuous output. The SquareWave mode is entered by clearing the AL/SW and CAL bits in the register 18h.
X1, X2	Input/Output	32.768 kHz crystal connection. These pins should be left unconnected if RTC is not used.
RST	Input/Output	Reset. This active-low output is open drain with weak pull-up. It is also an input when used as a manual reset. This pin should be left floating if unused.
PFI	Input	Early Power-fail Input . Typically connected to an unregulated power supply to detect an early power failure. This pin must be tied to ground if unused.
PFO	Output	Early Power-fail Output . This pin is the early power-fail output and is typically used to drive a microcontroller NMI pin. PFO drives LOW when the PFI voltage is < 1.5 V.
V _{BAK}	Power supply	Backup supply voltage . Connected to a 3 V battery or a large value capacitor. If no backup supply is used, this pin should be tied to V _{SS} and the VBC bit should be cleared in the RTC register 18h. The trickle charger is UL recognized and ensures no excessive current when using a lithium battery.
V _{SS}	Power supply	Ground for the device. Must be connected to the ground of the system.
V_{DD}	Power supply	Power supply input to the device.

Note
1. SI may be connected to SO for a single pin data interface.



Overview

The FM33256B device combines a serial nonvolatile RAM with a real time clock (RTC) and a processor companion. The companion is a highly integrated peripheral including a processor supervisor, analog comparator, a nonvolatile counter, and a serial number. The FM33256B integrates these complementary but distinct functions under a common interface in a single package. The product is organized as two logical devices. The first is a memory and the second is the companion which includes all the remaining functions. From the system perspective they appear to be two separate devices with unique opcodes on the serial bus.

The memory is organized as a standalone nonvolatile SPI memory using standard opcodes. The real time clock and supervisor functions are accessed under their own opcodes. The clock and supervisor functions are controlled by 30 special function registers. The RTC alarm and some control registers are maintained by the power source on the V_{BAK} pin, allowing them to operate from battery or backup capacitor power when V_{DD} drops below a set threshold. Each functional block is described below.

Memory Architecture

The FM33256B is available with 256-Kbit of memory. The device uses two-byte addressing for the memory portion of the chip. This makes the device software compatible with its standalone memory counterparts, such as the FM25W256.

The memory array is logically organized as 32,768 x 8 bits and is accessed using an industry-standard serial peripheral interface (SPI) bus. The memory is based on F-RAM technology. Therefore it can be treated as RAM and is read or written at the speed of the SPI bus with no delays for write operations. It also offers effectively unlimited write endurance unlike other nonvolatile memory technologies. The SPI protocol is described on page 23.

The memory array can be write-protected by software. Two bits (BP1, BP0) in the Status Register control the protection setting. Based on the setting, the protected addresses cannot be written. The Status Register & Write Protection is described in more detail on page 26.

Processor Companion

In addition to nonvolatile RAM, the FM33256B incorporates a real time clock with alarm and highly integrated processor companion. The companion includes a low- V_{DD} reset, a programmable watchdog timer, a 16-bit nonvolatile event counter, a comparator for early power-fail detection or other purposes, and a 64-bit serial number.

Processor Supervisor

Supervisors provide a host processor two basic functions: Detection of power supply fault conditions and a watchdog timer to escape <u>a software lockup condition</u>. The FM33256B has a reset pin (RST) to drive a processor reset input during power


faults, power-up, and software lockups. It is an open drain output with a weak internal pull-up to V_{DD} . This allows other reset sources to be wire-OR'd to the RST pin. When V_{DD} is above the programmed trip point, RST output is pulled weakly to V_{DD} . If V_{DD} drops below the reset trip point voltage level (V_{TP}), the RST pin will be driven LOW. It will remain LOW until V_{DD} falls too low for circuit operation which is the V_{RST} level. When V_{DD} rises again above V_{TP} , RST continues to drive LOW for at least 30 ms (t_{RPU}) to ensure a robust system reset at a reliable V_{DD} level. After t_{RPU} has been met, the RST pin will return to the weak HIGH state. While RST is asserted, serial bus activity is locked out even if a transaction occurred as V_{DD} dropped below V_{TP} . A memory operation started while V_{DD} is above V_{TP} will be completed internally.

Table 1 below shows how bits VTP(1:0) control the trip point of the low-V $_{DD}$ reset. They are located in register 18h, bits 1 and 0. The reset pin will drive LOW when V $_{DD}$ is below the selected V $_{TP}$ voltage, and the SPI interface and F-RAM array will be locked out. Figure 2 illustrates the reset operation in response to a low V $_{DD}$.

Table 1. VTP setting


VTP Setting	VTP1	VTP0
2.6 V	0	0
2.75 V	0	1
2.9 V	1	0
3.0 V	1	1

Figure 2. Low V_{DD} Reset



A watchdog timer can also be used to drive an active reset signal. The watchdog is a free-running programmable timer. The timeout period can be software programmed from 60 ms to 1.8 seconds in 60 ms increments via a 5-bit nonvolatile setting (register 0Ch).


Figure 3. Watchdog Timer





The watchdog also incorporates a window timer feature that allows a delayed start. The starting time and ending time defines the window and each may be set independently. The starting time has 25 ms resolution and 0 ms to 775 ms range.

Figure 4. Window Timer



The watchdog EndTime value is located in register 0Ch, bits 4:0, the watchdog enable is bit 7. The watchdog is restarted by writing the pattern 1010b to the lower nibble of register 0Ah. Writing the correct pattern will also cause the timer to load new timeout values. Writing other patterns to this address will not affect its operation. Note the watchdog timer is free-running. Prior to enabling it, users should restart the timer as described above. This assures that the full timeout is provided immediately after enabling. The watchdog is disabled when $V_{\rm DD}$ drops below $V_{\rm TP}$ $\bf Note$ setting the EndTime timeout setting to all zeroes (00000b) disables the timer to save power. The listing below summarizes the watchdog bits.

Watchdog Start Time	WDST(4:0)	0Bh, bits 4:0
Watchdog EndTime	WDET(4:0)	0Ch, bits 4:0
Watchdog Enable	WDE	0Ch, bit 7
Watchdog Restart	WR(3:0)	0Ah, bits 3:0
Watchdog Flags	EWDF	09h, bit 7
	LWDF	09h, bit 6

The programmed StartTime value is a guaranteed maximum time while the EndTime value is a guaranteed minimum time, and both vary with temperature and V_{DD} voltage. The watchdog has two additional controls associated with its operation. The nonvolatile enable bit WDE allows the \overline{RST} to go active if the watchdog reaches the timeout without being restarted. If a reset occurs, the timer will restart on the rising edge of the reset pulse. If WDE is not enabled, the watchdog timer still runs but has no effect on \overline{RST} . The second control is a nibble that restarts the timer, thus preventing a reset. The timer should be restarted after changing the timeout value.

This procedure must be followed to properly load the watchdog registers:


	Address
Write the StartTime value	0Bh
2. Write the EndTime value and WDE = '1'	0Ch
3. Issue a Restart command	0Ah

The restart command in step 3 must be issued before t_{DOG2} , which was programmed in step 2. The window timer starts counting when the restart command is issued.

Manual Reset

The $\overline{\text{RST}}$ is a bi-directional signal allowing the FM33256B to filter and de-bounce a manual reset switch. The $\overline{\text{RST}}$ input detects an external low condition and responds by driving the $\overline{\text{RST}}$ signal LOW for 100 ms (max). This effectively filters and de-bounces a reset switch. After this timeout (t_{RPU}), the user may continue pulling down on the $\overline{\text{RST}}$ pin, but SPI commands will not be locked out.

Figure 5. Manual Reset



Note The internal weak pull-up eliminates the need for additional external components.

Reset Flags


In case of a reset condition, a flag bit will be set to indicate the source of the reset. A low- V_{DD} reset is indicated by the POR flag, register 09h bit 5. There are two watchdog reset flags - one for an early fault (EWDF) and the other for a late fault (LWDF), located in register 09h bits 7 and 6. A manual reset will result in no flag being set, so the absence of a flag is a manual reset. Note that the bits are set in response to reset sources but they must be cleared by the user. It is possible to read the register and have both sources indicated if both have occurred since the user cleared them.

Power Fail Comparator

An analog comparator compares the PFI input pin to an onboard 1.5 V reference. When the PFI input voltage drops below this threshold, the comparator will drive the PFO pin to a LOW state. The comparator has 100 mV of hysteresis (rising voltage only) to reduce noise sensitivity. The most common application of this comparator is to create an early warning power fail interrupt (NMI). This can be accomplished by connecting the PFI pin to an upstream power supply via a resistor divider. An application circuit is shown below. The comparator is a general purpose device and its application is not limited to the NMI function.



Figure 6. Comparator as a Power-Fail Warning



If the power-fail comparator is not used, the PFI pin should be tied to either V_{DD} or V_{SS} . Note that the PFO output will drive to V_{DD} or V_{SS} as well.

Event Counter

The FM33256B offers the user a nonvolatile 16-bit event counter. The input pin CNT has a programmable edge detector. The CNT pin clocks the counter. The counter is located in registers 0E-0Fh. When the programmed edge polarity occurs, the counter will increment its count value. The register value is read by setting the RC bit (register 0Dh, bit 3) to '1'. This takes a snapshot of the counter byte allowing a stable value even if a count occurs during the read. The register value can be written by first setting the WC bit (register 0Dh, bit 2) to '1'. The user then may clear or preset the counter by writing to registers 0E-0Fh. Counts are blocked when the WC bit is set, so the user must clear the bit to allow counts.

The counter polarity control bit is CP (register 0Dh, bit 0). When CP is '0', the counter increments on a falling edge of CNT, and when CP is set to '1', the counter increments on a rising edge of CNT. The polarity bit CP is nonvolatile.

Figure 7. Event Counter




The counter does not wrap back to zero when it reaches the limit of 65,535 (FFFFh). Care must be taken prior to the rollover, and a subsequent counter reset operation must occur to continue counting.

There is also a control bit that allows the user to define the counter as nonvolatile or battery-backed. The counter is nonvolatile when the NVC bit (register 0Dh, bit 7) is logic 1 and battery-backed when the NVC bit is logic 0. Setting the counter

mode to battery-backed allows counter operation under V_{BAK} (as well as V_{DD}) power. The lowest operating voltage for battery-backed mode is 2.0 V. When set to "nonvolatile" mode, the counter operates only when V_{DD} is applied and is above the V_{TP} voltage.

The event counter may be programmed to detect a tamper event, such as the system's case or access door being opened. A normally closed switch is tied to the CNT pin and the other contact to the case chassis, usually ground. The typical solution uses a pull-up resistor on the CNT pin and will continuously draw battery current. The FM33256B chip allows the user to invoke a polled mode, which occasionally samples the pin in order to minimize battery drain. It internally tries to pull the CNT pin up and if open circuit will be pulled up to a VIH level, which will trip the edge detector and increment the event counter value. Setting the POLL bit (register 0Dh, bit 1) places the CNT pin into this mode. This mode allows the event counter to detect a rising edge tamper event but the user is restricted to operating in battery-backed mode (NVC = '0') and using rising edge detection (CP = '1'). The CNT pin is polled once every 125 ms. The additional average $I_{\mbox{\footnotesize{BAK}}}$ current is less than 20 nA. The polling timer circuit operates from the RTC, so the oscillator must be enabled for this to function properly.

Figure 8. Polled Mode on CNT pin Detects Tamper



In the polled mode, the internal pull-up circuit can source a limited amount of current. The maximum capacitance (switch open circuit) allowed on the CNT pin is 100 pF.

Serial Number

A memory location to write a 64-bit serial number is provided. It is a writeable nonvolatile memory block that can be locked by the user once the serial number is set. The 8 bytes of data and the lock bit are all accessed via unique opcodes for the RTC and Processor Companion registers. Therefore the serial number area is separate and distinct from the memory array. The serial number registers can be written an unlimited number of times, so these locations are general purpose memory. However once the lock bit is set, the values cannot be altered and the lock cannot be removed. Once locked the serial number registers can still be read by the system.

The serial number is located in registers 10h to 17h. The lock bit is SNL (register 18h, bit 7). Setting the SNL bit to a '1' disables writes to the serial number registers, and the SNL bit cannot be cleared.



Alarm

The alarm function compares user-programmed values to the corresponding time/date values and operates under V_{DD} or V_{BAK} power. When a match occurs, an alarm event occurs. The alarm drives an internal flag AF (register 00h, bit 6) and may drive the ACS pin, if desired, by setting the AL/SW bit (register 18h, bit 6) in the Companion Control register. The alarm condition is cleared by writing a '0' to the AF bit.

There are five alarm match fields. They are Month, Date, Hours, Minutes, and Seconds. Each of these fields also has a Match bit that is used to determine if the field is used in the alarm match logic. Setting the Match bit to '0' indicates that the corresponding field will be used in the match process.

Depending on the Match bits, the alarm can occur as specifically as one particular second on one day of the month, or as frequently as once per second continuously. The MSB of each Alarm register is a Match bit. Examples of the Match bit settings are shown in Table 3. Selecting none of the match bits (all '1's) indicates that no match is required. The alarm occurs every second. Setting the match select bit for seconds to '0' causes the logic to match the seconds alarm value to the current time of day. Since a match will occur for only one value per minute, the alarm occurs once per minute. Likewise setting the seconds and minutes match select bits causes an exact match of these values. Thus, an alarm will occur once per hour. Setting seconds, minutes, and hours causes a match once per day. Lastly, selecting all match-values causes an exact time and date match. Selecting other bit combinations will not produce meaningful results, however the alarm circuit will follow the functions

There are two ways a user can detect an alarm event, by reading the AF flag or monitoring the ACS pin. The interrupt pin on the host processor may be used to detect an alarm event. The AF flag in register 00h (bit 6) will indicate that a time/date match has occurred. The AF flag will be set to '1' when a match occurs. The AEN bit must be set to enable the AF flag on alarm matches. The

flag and ACS pin will remain in this state until the AF bit is cleared by writing it to a '0'. Clearing the AEN bit will prevent further matches from setting AF but will not automatically clear the AF flag.

The RTC alarm is integrated into the special function registers and shares its output pin with the 512 Hz calibration and square wave outputs. When the RTC calibration mode is invoked by setting the CAL bit (register 00h, bit 2), the ACS output pin will be driven with a 512 Hz square wave and the alarm will continue to operate. Since most users only invoke the calibration mode during production this should have no impact on the otherwise normal operation of the alarm.

The ACS output may also be used to drive the system with a frequency other than 512 Hz. The AL/SW bit (register 18h, bit 6) must be '0'. A user-selectable frequency is provided by F0 and F1 (register 18h, bits 4 and 5). The other frequencies are 1, 4096, and 32768 Hz. If a continuous frequency output is enabled with CAL mode, the alarm function will not be available.

Following is a summary table that shows the relationship between register control settings and the state of the ACS pin.

Table 2. State of Register Bit

Sta	ate of Regis	Function of	
CAL	AEN	AL/SW	ACS pin
0	1	1	Alarm
0	Х	0	Square Wave out
1	Х	Х	512 Hz out
0	0	1	HI-Z

Table 3. Alarm Match Bit Examples

Seconds	Minutes	Hours	Date	Months	Alarm condition
1	1	1	1	1	No match required = alarm 1/second
0	1	1	1	1	Alarm when seconds match = alarm 1/minute
0	0	1	1	1	Alarm when seconds, minutes match = alarm 1/hour
0	0	0	1	1	Alarm when seconds, minutes, hours match = alarm 1/date
0	0	0	0	1	Alarm when seconds, minutes, hours, date match = alarm 1/month

Real-time Clock Operation

The real-time clock (RTC) is a timekeeping device that can be capacitor- or battery-backed for permanently-powered operation. It offers a software calibration feature that allows high accuracy.

The RTC consists of an oscillator, clock divider, and a register system for user access. It divides down the 32.768 kHz time-base and provides a minimum resolution of seconds (1 Hz).

Static registers provide the user with read/write access to the time values. It includes registers for seconds, minutes, hours, day-of-the-week, date, months, and years. A block diagram shown in Figure 9 illustrates the RTC function.

The user registers are synchronized with the timekeeper core using R and W bits in register 00h. The R bit is used to read the time. Changing the R bit from '0' to '1' transfers timekeeping information from the core into the user registers 02-08h that can be read by the user. If a timekeeper update is pending when R




is set, then the core will be updated prior to loading the user registers. The user registers are frozen and will not be updated again until the R bit is cleared to a '0'.

The W bit is used to write new time/date values. Setting the W bit to a '1' stops the RTC and allows the timekeeping core to be written with new data. Clearing it to '0' causes the RTC to start running based on the new values loaded in the timekeeper core. The RTC may be synchronized to another clock source. On the

8th clock of the write to register 00h (W = '0'), the RTC starts counting with a timebase that has been reset to zero milliseconds.

Note: Users should be certain not to load invalid values, such as FFh, to the timekeeping registers. Updates to the timekeeping core occur continuously except when locked.


Figure 9. Real-time Clock Core Block Diagram



Backup Power

The real-time clock/calendar is intended to be permanently powered. When the primary system power fails, the voltage on the $\rm V_{DD}$ pin will drop. When $\rm V_{DD}$ is less than 2.5 V, the RTC (and event counters) will switch to the backup power supply on $\rm V_{BAK}$. The clock operates at extremely low current in order to maximize battery or capacitor life. However, an advantage of combining a clock function with FRAM memory is that data is not lost regardless of the backup power source.

Figure 10. I_{BAK} vs. V_{BAK} Voltage




The I_{BAK} current varies with temperature and voltage (see DC Electrical Characteristics table). Figure 10 shows I_{BAK} as a function of V_{BAK} . These curves are useful for calculating backup time when a capacitor is used as the V_{BAK} source.

The minimum V_{BAK} voltage varies linearly with temperature. The user can expect the minimum V_{BAK} voltage to be 1.23 V at +85 °C and 1.90 V at -40 °C. The tested limit is 1.55 V at +25 °C.

Note The minimum V_{BAK} voltage has been characterized at -40 °C and +85 °C but is not 100% tested.

Figure 11. V_{BAK} (min.) vs Temperature





Trickle Charger

To facilitate capacitor backup, the V_{BAK} pin can optionally provide a trickle charge current. When the VBC bit (register 18h, bit 3) is set to a '1', the $V_{\mbox{\footnotesize{BAK}}}$ pin will source approximately 80 $\mu\mbox{\footnotesize{A}}$ until V_{BAK} reaches V_{DD} . This charges the capacitor to V_{DD} without an external diode and resistor charger. There is also a Fast Charge mode which is enabled by the FC bit (register 18h, bit 2). In this mode the trickle charger current is set to approximately 1 mA, allowing a large backup capacitor to charge more quickly.

In the case where no backup supply is used, the V_{BAK} pin should be tied to V_{SS} and VBC bit cleared.

Note Systems using lithium batteries should clear the VBC bit to '0' to prevent battery charging. The V_{BAK} circuitry includes an internal 1 K Ω series resistor as a safety element. The trickle charger is UL Recognized.

Calibration

When the CAL bit in register 00h is set to a '1', the clock enters calibration mode. The FM33256B employs a digital method for calibrating the crystal oscillator frequency. The digital calibration scheme applies a digital correction to the RTC counters based on the calibration settings, CALS and CAL(4:0). In calibration mode (CAL = '1'), the ACS pin is driven with a 512 Hz (nominal) square wave and the alarm is temporarily unavailable. Any measured deviation from 512 Hz translates into a timekeeping error. The user measures the frequency and writes the appropriate correction value to the calibration register. The correction codes are listed in the table below. For convenience, the table also shows the frequency error in ppm. Positive ppm errors require a negative adjustment that removes pulses. Negative ppm errors require a positive correction that adds pulses. Positive ppm adjustments have the CALS (sign) bit set to '1', whereas negative ppm adjustments have CALS = '0'. After calibration, the clock will have a maximum error of ±2.17 ppm or ±0.09 minutes per month at the calibrated temperature.

The user will not be able to see the effect of the calibration setting on the 512 Hz output. The addition or subtraction of digital pulses occurs after the 512 Hz output.

The calibration setting is stored in F-RAM so it is not lost should the backup source fail. It is accessed with bits CAL(4:0) in register 01h. These bits can be written when the CAL bit is set to a '1'. To exit the calibration mode, the user must clear the CAL bit to a logic '0'. When the CAL bit is '0', the ACS pin will revert to the function according to Table 2.

Crystal Type

The crystal oscillator is designed to use a 6 pF/12.5 pF crystal without the need for external components, such as loading capacitors. The FM33256B device has built-in loading capacitors that are optimized for use with 6 pF crystals, but which work well with 12.5 pF crystals. For either crystal, no additional external loading capacitors are required nor suggested.

If a 32.768 kHz crystal is not used, an external oscillator may be connected to the FM33256B.

Layout Recommendations

The X1 and X2 crystal pins employ very high impedance circuits and the oscillator connected to these pins can be upset by noise or extra loading. To reduce RTC clock errors from signal switching noise, a guard ring should be placed around these pads and the guard ring grounded. High speed SPI traces should be routed away from the X1/X2 pads. The X1 and X2 trace lengths should be less than 5 mm. The use of a ground plane on the backside or inner board layer is preferred. See layout example. Red is the top layer, green is the bottom layer.





Figure 12. Layout Recommendations

Layout for Through Hole Crystal (red = top layer, green = bottom layer)



Layout for Surface Mount Crystal (red = top layer, green = bottom layer)



Table 4. Digital Calibration Adjustments

					ve ± 2.17 PPM after calibration
	Measured Fre	equency Range	Error Rar	nge (PPM)	
	Min	Max	Min	Max	Program Calibration Register to:
0	512.0000	511.9989	0	2.17	000000
1	511.9989	511.9967	2.18	6.51	100001
2	511.9967	511.9944	6.52	10.85	100010
3	511.9944	511.9922	10.86	15.19	100011
4	511.9922	511.9900	15.20	19.53	100100
5	511.9900	511.9878	19.54	23.87	100101
6	511.9878	511.9856	23.88	28.21	100110
7	511.9856	511.9833	28.22	32.55	100111
8	511.9833	511.9811	32.56	36.89	101000
9	511.9811	511.9789	36.90	41.23	101001
10	511.9789	511.9767	41.24	45.57	101010
11	511.9767	511.9744	45.58	49.91	101011
12	511.9744	511.9722	49.92	54.25	101100
13	511.9722	511.9700	54.26	58.59	101101
14	511.9700	511.9678	58.60	62.93	101110
15	511.9678	511.9656	62.94	67.27	101111
16	511.9656	511.9633	67.28	71.61	110000
17	511.9633	511.9611	71.62	75.95	110001
18	511.9611	511.9589	75.96	80.29	110010
19	511.9589	511.9567	80.30	84.63	110011
20	511.9567	511.9544	84.64	88.97	110100
21	511.9544	511.9522	88.98	93.31	110101
22	511.9522	511.9500	93.32	97.65	110110
23	511.9500	511.9478	97.66	101.99	110111
24	511.9478	511.9456	102.00	106.33	111000
25	511.9456	511.9433	106.34	110.67	111001
26	511.9433	511.9411	110.68	115.01	111010
27	511.9411	511.9389	115.02	119.35	111011
28	511.9389	511.9367	119.36	123.69	111100
29	511.9367	511.9344	123.70	128.03	111101
30	511.9344	511.9322	128.04	132.37	111110
31	511.9322	511.9300	132.38	136.71	111111



Table 4. Digital Calibration Adjustments (continued)

	Negative Calibration for fast clocks: Calibration will achieve ± 2.17 PPM after calibration								
	Measured Fre	quency Range	Error Ran	ge (PPM)					
	Min	Max	Min	Max	Program Calibration Register to:				
0	512.0000	512.0011	0	2.17	000000				
1	512.0011	512.0033	2.18	6.51	000001				
2	512.0033	512.0056	6.52	10.85	000010				
3	512.0056	512.0078	10.86	15.19	000011				
4	512.0078	512.0100	15.20	19.53	000100				
5	512.0100	512.0122	19.54	23.87	000101				
6	512.0122	512.0144	23.88	28.21	000110				
7	512.0144	512.0167	28.22	32.55	000111				
8	512.0167	512.0189	32.56	36.89	001000				
9	512.0189	512.0211	36.90	41.23	001001				
10	512.0211	512.0233	41.24	45.57	001010				
11	512.0233	512.0256	45.58	49.91	001011				
12	512.0256	512.0278	49.92	54.25	001100				
13	512.0278	512.0300	54.26	58.59	001101				
14	512.0300	512.0322	58.60	62.93	001110				
15	512.0322	512.0344	62.94	67.27	001111				
16	512.0344	512.0367	67.28	71.61	010000				
17	512.0367	512.0389	71.62	75.95	010001				
18	512.0389	512.0411	75.96	80.29	010010				
19	512.0411	512.0433	80.30	84.63	010011				
20	512.0433	512.0456	84.64	88.97	010100				
21	512.0456	512.0478	88.98	93.31	010101				
22	512.0478	512.0500	93.32	97.65	010110				
23	512.0500	512.0522	97.66	101.99	010111				
24	512.0522	512.0544	102.00	106.33	011000				
25	512.0544	512.0567	106.34	110.67	011001				
26	512.0567	512.0589	110.68	115.01	011010				
27	512.0589	512.0611	115.02	119.35	011011				
28	512.0611	512.0633	119.36	123.69	011100				
29	512.0633	512.0656	123.70	128.03	011101				
30	512.0656	512.0678	128.04	132.37	011110				
31	512.0678	512.0700	132.38	136.71	011111				



Register Map

The RTC and processor companion functions are accessed via 30 special function registers, which are mapped to unique opcodes. The interface protocol is described on page 23. The registers contain timekeeping data, alarm settings, control bits, and information flags. A description of each register follows the summary table.

Table 5. Register Map Summary Table

Battery-backed = Nonvolatile = BB/NV User Programmable =

Address	Data							Function	Danser	
Address	D7	D6	D5	D4	D3	D2	D1	D0	Function	Range
1Dh	M	0	0	Alarm 10 months		Alarm months			Alarm Month	01-12
1Ch	M	0	Alarm	10 date		Alarm	n date		Alarm Date	01-31
1Bh	M	0	Alarm 1	0 hours		Alarm	hours		Alarm Hours	00-23
1Ah	M	Ala	arm 10 minut	tes		Alarm r	minutes		Alarm Minutes	00-59
19h	M	Ala	arm 10 secor	nds		Alarm s	seconds		Alarm Seconds	00-59
18h	SNL	AL/SW	F1	F0	VBC	FC	VTP1	VTP0	Companion Control	
17h				Serial Num	ber Byte 7				Serial Number 7	FFh
16h				Serial Num	ber Byte 6				Serial Number 6	FFh
15h				Serial Num	ber Byte 5				Serial Number 5	FFh
14h				Serial Num	ber Byte 4				Serial Number 4	FFh
13h				Serial Num	ber Byte 3				Serial Number 3	FFh
12h	Serial Number Byte 2								Serial Number 2	FFh
11h	Serial Number Byte 1								Serial Number 1	FFh
10h	Serial Number Byte 0								Serial Number 0	FFh
0Fh	Event Counter Byte 1								Event Counter 1	FFh
0Eh				Event Cou	nter Byte 0				Event Counter 0	FFh
0Dh	NVC	-	-	-	RC	WC	POLL	CP	Event Counter Control	
0Ch	WDE	-	-	WDET4	WDET3	WDET2	WDET1	WDET0	Watchdog Control	
0Bh	=	-	-	WDST4	WDST3	WDST2	WDST1	WDST0	Watchdog Control	
0Ah	-	-	-	-	WR3	WR2	WR1	WR0	Watchdog Restart	
09h	EWDF	LWDF	POR	LB	-	-	-	-	Watchdog Flags	
08h		10 y	ears			ye	ars		Years	00-99
07h	0	0	0	10 months		moi	nths		Month	01-12
06h	0	0	0 10 date date					Date	01-31	
05h	0	0	0	0	0 day				Day	01-07
04h	0	0	10 h	ours		ho	urs		Hours	00-23
03h	0		10 minutes			min	utes		Minutes	00-59
02h	0		10 seconds			seco	onds		Seconds	00-59
01h	-	-	CALS	CAL4	CAL3	CAL2	CAL1	CAL0	CAL/Control	
00h	OSCEN	AF	CF	AEN	reserved	CAL	W	R	RTC/Alarm Control	

Note When the device is first powered up and programmed, all timekeeping registers must be written because the battery-backed register values cannot be guaranteed. The table below shows the default values of the non-volatile registers and some of the battery-backed bits. All other register values should be treated as unknown.



Table 6. Default Register Values

Address	Hex Value
1Dh	0x81
1Ch	0x81
1Bh	0x80
1Ah	0x80
19h	0x80
18h	0x40
17h	0x00
16h	0x00
15h	0x00
14h	0x00
13h	0x00

Address	Hex Value
12h	0x00
11h	0x00
10h	0x00
0Fh	0x00
0Eh	0x00
0Dh	0x01
0Ch	0x00
0Bh	0x00
08h	0x00
07h	0x00
06h	0x00

Address	Hex Value
05h	0x00
04h	0x00
03h	0x00
02h	0x00
01h	0x00
00h	0x80



Table 7. Register Description

Address				Descr	iption					
1Dh				Alarm -	- Month					
	D7	D6	D5	D4	D3	D2	D1	D0		
	M	0	0	10 Month	Month.3	Month.2	Month.1	Month.0		
	Contains the alarm value for the month and the mask bit to select or deselect the Month value.									
M	Match. Setting this bit to '0' causes the Month value to be used in the alarm match logic. Setting this bit to 'causes the match circuit to ignore the Month value. Battery-backed, read/write.									
1Ch	Alarm – Date									
	D7	D6	D5	D4	D3	D2	D1	D0		
	M	0	10 date.1	10 date.0	Date.3	Date.2	Date.1	Date.0		
	Contains the	alarm value fo	r the date and							
M		-	causes the Da			m match logic.	Setting this bi	t to '1' caus		
1Bh				Alarm -	- Hours					
	D7	D6	D5	D4	D3	D2	D1	D0		
	M	0	10 hours.1	10 hours.0	Hours.3	Hours.2	Hours.1	Hours.0		
	Contains the	alarm value fo	r the hours and	d the mask bit t	o select or des	elect the Hour	s value.	•		
M	Match: Setting this bit to '0' causes the Hours value to be used in the alarm match logic. Setting this bit to causes the match circuit to ignore the Hours value. Battery-backed, read/write.									
1Ah	Alarm – Minutes									
	D7	D6	D5	D4	D3	D2	D1	D0		
	M	10 min.2	10 min.1	10 min.0	Min.3	Min.2	Min.1	Min.0		
	Contains the	alarm value fo	r the minutes a	and the mask b	it to select or d	eselect the Mi	nutes value			
M	Match: Settin	ng this bit to '0	causes the M	linutes value to	be used in the	ne alarm match	n logic. Setting	this bit to		
	causes the m	atch circuit to	ignore the Min	utes value. Bat	tery-backed, re	ead/write.				
19h		T	T	Alarm –	Seconds	Т	T	T		
	D7	D6	D5	D4	D3	D2	D1	D0		
	M	10 sec.2	10 sec.1	10 sec.0	Seconds.3	Seconds.2	Seconds.1	Seconds		
	Contains the alarm value for the seconds and the mask bit to select or deselect the Seconds value.									
M		•	' causes the Sec				h logic. Setting	this bit to		
18h				Companio	on Control					
	D7	D6	D5	D4	D3	D2	D1	D0		
	SNL	AL/SW	F1	F0	VBC	FC	VTP1	VTP0		
SNL		er Lock: Setting	g to a '1' make write.	s registers 10h	to 17h and SN	NL read-only. S	SNL cannot be	cleared on		
AL/SW	1	ected Square	: When set to ' Wave Freq wil			-		-		



 Table 7. Register Description (continued)

Address		Description								
F(1:0)	Square Wave	e Frequency Se volatile.	lect: These bits	s select the free	quency on the A	ACS pin when	the CAL and A	L/SW bits are		
	Setting	F(1:0)								
	1 Hz	1 Hz 00 (default)								
	512 Hz	01								
	4096 Hz	Hz 10								
	32768 Hz	11								
VBC	VBAK Charger Control: Setting VBC to '1' (and FC = '0') causes a 80 μA (1 mA if FC = '1') trickle charge current be supplied on V _{BAK} . Clearing VBC to '0' disables the charge current. Battery-backed, read/write.									
	VBC	FC	Trickle charg	e current						
	0	Χ	Disabled							
	1	0	80 μΑ							
	1	1	1 mA							
FC	Fast Charge: Setting FC to '1' (and VBC = '1') causes a ~1 mA trickle charge current to be supplied on V _{BAK} . Clearing VBC to '0' disables the charge current. Battery-backed, read/write.									
VTP(1:0)	VTP Select. These bits control the reset trip point for the low V _{DD} reset function. Nonvolatile, read/write.							te.		
	VTP	VTP1	VTP0							
	2.60 V	0	0 (factory def	fault)						
	2.75 V 0 1									
	2.90 V	1	0							
	3.00 V	1	1							
17h				Serial Nun	ber Byte 7					
	D7	D6	D5	D4	D3	D2	D1	D0		
	SN.63	SN.62	SN.61	SN.60	SN.59	SN.58	SN.57	SN.56		
16h				Serial Nun	ber Byte 6					
	D7	D6	D5	D4	D3	D2	D1	D0		
	SN.55	SN.54	SN.53	SN.52	SN.51	SN.50	SN.49	SN.48		
15h				Serial Nun	ber Byte 5					
	D7	D6	D5	D4	D3	D2	D1	D0		
	SN.47	SN.46	SN.45	SN.44	SN.43	SN.42	SN.41	SN.40		
14h				Serial Nun	ber Byte 4					
	D7	D6	D5	D4	D3	D2	D1	D0		
	SN.39	SN.38	SN.37	SN.36	SN.35	SN.34	SN.33	SN.32		
13h				Serial Nun	ber Byte 3					
	D7	D6	D5	D4	D3	D2	D1	D0		
	SN.31	SN.30	SN.29	SN.28	SN.27	SN.26	SN.25	SN.24		



 Table 7. Register Description (continued)

Address				Descr	iption					
12h				Serial Num	ber Byte 2					
	D7	D6	D5	D4	D3	D2	D1	D0		
	SN.23	SN.22	SN.21	SN.20	SN.19	SN.18	SN.17	SN.16		
11h	Serial Number Byte 1									
	D7	D6	D5	D4	D3	D2	D1	D0		
	SN.15	SN.14	SN.13	SN.12	SN.11	SN.10	SN.9	SN.8		
10h				Serial Num	ber Byte 0					
	D7	D6	D5	D4	D3	D2	D1	D0		
	SN.7	SN.6	SN.5	SN.4	SN.3	SN.2	SN.1	SN.0		
	All serial num	ber bytes are	read/write whe	n SNL = '0', re	ad-only when S	SNL = '1'. Nonv	olatile.			
0Fh				Event Cou	nter Byte 1					
	D7	D6	D5	D4	D3	D2	D1	D0		
	EC.15	EC.14	EC.13	EC.12	EC.11	EC.10	EC.9	EC.8		
	Event Counter Byte 1. Increments on programmed edge event on CNT input. Nonvolatile when NVC = '1', Battery-backed when NVC = '0', read/write.									
0Eh	Event Counter Byte 0									
	D7	D6	D5	D4	D3	D2	D1	D0		
	EC.7	EC.6	EC.5	EC.4	EC.3	EC.2	EC.1	EC.0		
		-	ments on prog = '0', read/write	rammed edge	event on CNT	input. Nonvola	tile when NVC	= '1',		
0Dh				Event Cour	nter Control					
	D7	D6	D5	D4	D3	D2	D1	D0		
	NVC	-	-	-	RC	WC	POLL	СР		
NVC	V _{DD} is greate	er than V _{TP} . S	etting this bit t	oit to '1' makes o '0' makes the ged, the counte	e counter vola	tile, which allo	ws counter op	-		
RC		•		s a snapshot o		•	ving the syster	n to read the		
WC	Write Counte	r. Setting this	bit to a '1' allo	ows the user to . The WC bit m	write the cou	nter bytes. Wh				
POLL				pin is sampled	•	-	_			
	_			0', CNT pin is	•	ctive. Nonvolati	ile, read/write.	,		



Table 7. Register Description (continued)

Address	Description										
0Ch				Watchdo	g Control						
	D7	D6	D5	D4	D3	D2	D1	D0			
	WDE WDET4 WDET3 WDET2 WDET1 WDET0										
WDE	Watchdog Enable: When WDE = '1', a watchdog timer fault will cause the \overline{RST} signal to go active. When WDE = '0' the timer runs but has no effect on the \overline{RST} pin. Nonvolatile, read/write.										
WDET(4:0)	timer allows in loaded when t	ndependent lea the timer is rest	iding and trailin	g edges (start a g the 1010b pa	g window timel and end of wind ttern to WR(3:0	dow) to be set.	New watchdo	g timeouts ar			
	Watchdog EndTime		WDET4	WDET3	WDET2	WDET1	WDET0				
	Disables Timer		0	0	0	0	0				
	(min.)	(max.)									
	60 ms	200 ms	0	0	0	0	1				
	120 ms	400 ms	0	0	0	1	0				
	180 ms	600 ms	0	0	0	1	1				
	1200 ms	4000 ms	1	0	1	0	0				
	1260 ms	4200 ms	1	0	1	0	1				
	1320 ms	4400 ms	1	0	1	1	0				
	1740 ms	5800 ms	1	1	1	0	1				
	1800 ms	6000 ms	1	1	1	1	0				
	1860 ms	6200 ms	1	1	1	1	1				



Table 7. Register Description (continued)

Address				Descr	iption					
0Bh				Watchdo	g Control					
	D7	D6	D5	D4	D3	D2	D1	D0		
	-	-	-	WDST4	WDST3	WDST2	WDST1	WDST0		
WDST(4:0)	window timer	allow independ	dent leading an	d trailing edges	s (start and end	d of window) to	(max.) resolution be set. New w . Nonvolatile, re	atchdog timer		
	Watchdog	StartTime	WDST4	WDST3	WDST2	WDST1	WDST0			
	0 ms (d	default)	0	0	0	0	0			
	(min.)	(max.)								
	7.5 ms	25 ms	0	0	0	0	1			
	15 ms	50 ms	0	0	0	1	0			
	22.5 ms	75 ms	0	0	0	1	1			
	150 ms	500 ms	1	0	1	0	0			
	157.5 ms	525 ms	1	0	1	0	1			
	165 ms	550 ms	1	0	1	1	0			
	217.5 ms	725 ms	1	1	1	0	1			
	225 ms	750 ms	1	1	1	1	0			
	232.5 ms	775 ms	1	1	1	1	1			
0Ah				Watchdo	g Restart					
	D7		D5	D4	D3	D2	D1	D0		
	-		-	-	WR3	WR2	WR1	WR0		
WR(3:0)	_	_	-			-	he upper nibble no effect on th			
09h				Watchdo	og Flags					
	D7	D6	D5	D4	D3	D2	D1	D0		
	EWDF	-	POR	LB	-	-	-	-		
EWDF	StartTime), the	Early Watchdog Timer Fault Flag: When a watchdog restart occurs too early (before the programmed watchdog StartTime), the RST pin is driven LOW and this flag is set. It must be cleared by the user. Note that both EWDF and POR could be set if both reset sources have occurred since the flags were cleared by the user. Battery-backed, read/write.								
LWDF	EndTime) or that both LW	no restart occu	urs, the \overline{RST} pi	n is driven LOV	V and this flag	is set. It must I	r the programm be cleared by t e flags were c	he user. Note		



Table 7. Register Description (continued)

				Descr	iption					
POR	Power-On Re	eset: When the	RST signal is	activated by V _E	_{DD} < V _{TP} , the P	OR bit will be s	set to '1'. A mai	nual reset wi		
	not set this flag. Note that one or both of the watchdog flags and the POR flag could be set if both reset sources have occurred since the flags were cleared by the user. Battery-backed, read/write. (internally set, user must clear bit).									
LB	1	If the V _{BAK} so	urce drops to	a voltage level	insufficient to	operate the RT	C/alarm when	V _{DD} < V _{BA}		
	this bit will be set to '1'. All registers need to be re-initialized since the battery-backed register values should be treated as unknown. The user should clear it to '0' when initializing the system. Battery-backed. Read/Write (internally set, user must clear bit).									
08h	Timekeeping – Years									
	D7	D6	D5	D4	D3	D2	D1	D0		
	10 year.3	10 year.2	10 year.1	10 year.0	Year.3	Year.2	Year.1	Year.0		
				ear. Lower nibb rates from 0 to		-				
07h	Timekeeping – Months									
	D7	D6	D5	D4	D3	D2	D1	D0		
	0	0	0	10 Month	Month.3	Month.2	Month.1	Month.0		
	Contains the BCD digits for the month. Lower nibble contains the lower digit and operates from 0 to 9; upper nibble (one bit) contains the upper digit and operates from 0 to 1. The range for the register is 1-12. Battery-backed read/write.									
06h	Timekeeping – Date of the month									
0011			D5	D4		D2	D1			
OOH	D7	D6	บอ	D4	D3	D2	٥.	D0		
OOH	D7	D6	10 date.1	10 date.0	Date.3	Date.2	Date.1	Date.0		
OOI	0 Contains the	0 BCD digits for	10 date.1		Date.3	Date.2	Date.1	Date.0		
05h	0 Contains the upper nibble	0 BCD digits for	10 date.1 the date of the oper digit and o	10 date.0 month. Lower	Date.3 nibble contair o to 3. The ran	Date.2 as the lower dig ge for the regis	Date.1	Date.0		
	0 Contains the upper nibble	0 BCD digits for	10 date.1 the date of the oper digit and o	10 date.0 e month. Lower operates from (Date.3 nibble contair o to 3. The ran	Date.2 as the lower dig ge for the regis	Date.1	Date.0		
	0 Contains the upper nibble read/write.	0 BCD digits for contains the u	10 date.1 the date of the oper digit and o	10 date.0 e month. Lower operates from (Date.3 nibble contain to 3. The ran	Date.2 as the lower digge for the regisek	Date.1 git and operate ster is 1-31. Ba	Date.0 s from 0 to ttery-backe		
	O Contains the upper nibble read/write. D7 O Lower nibble 1 to 7 then re	0 BCD digits for contains the u D6 0 contains a value	10 date.1 the date of the oper digit and oper digit an	10 date.0 e month. Lower operates from (Date.3 Inibble contain In to 3. The ran Day of the wee D3 0 In week. Day of	Date.2 as the lower digge for the regis	Date.1 git and operate ster is 1-31. Ba D1 Day.1 ing counter tha	Date.0 s from 0 to ttery-backe D0 Day.0 at counts fro		
	O Contains the upper nibble read/write. D7 O Lower nibble 1 to 7 then re	D6 O contains a valueturns to 1. The	10 date.1 the date of the oper digit and oper digit an	10 date.0 e month. Lower operates from (mekeeping – D4 0 es to day of the	Date.3 Inibble contain In to 3. The ran Day of the wee D3 0 In the week. Day of the day value	Date.2 as the lower digge for the regis	Date.1 git and operate ster is 1-31. Ba D1 Day.1 ing counter tha	Date.0 s from 0 to ttery-backe D0 Day.0 at counts fro		
05h	O Contains the upper nibble read/write. D7 O Lower nibble 1 to 7 then re	D6 O contains a valueturns to 1. The	10 date.1 the date of the oper digit and oper digit an	10 date.0 e month. Lower operates from 0 mekeeping – 1 0 es to day of the sign meaning to	Date.3 Inibble contain In to 3. The ran Day of the wee D3 0 In the week. Day of the day value	Date.2 as the lower digge for the regis	Date.1 git and operate ster is 1-31. Ba D1 Day.1 ing counter tha	Date.0 s from 0 to ttery-backe D0 Day.0 at counts from		



Table 7. Register Description (continued)

Address	Description								
03h				Timekeepin	g – Minutes				
	D7	D6	D5	D4	D3	D2	D1	D0	
	0	10 min.2	10 min.1	10 min.0	Min.3	Min.2	Min.1	Min.0	
						igit and operate e for the regis			
02h	Timekeeping - Seconds								
	D7	D6	D5	D4	D3	D2	D1	D0	
	0	10 sec.2	10 sec.1	10 sec.0	Seconds.3	Seconds.2	Seconds.1	Seconds.0	
						igit and operat			
01h				CAL/C	ontrol				
	D7	D6	D5	D4	D3	D2	D1	D0	
	-	-	CALS	CAL.4	CAL.3	CAL.2	CAL.1	CAL.0	
CALS	Calibration Sign: Determines if the calibration adjustment is applied as an addition to or as a subtraction from the time-base. This bit can be written only when CAL = '1'. Nonvolatile, read/write.								
CAL(4:0)	Calibration Code: These five bits control the calibration of the clock. These bits can be written only when CAL = '1' Nonvolatile, read/write.								
00h	RTC/Alarm Control								
	D7 D6 D5 D4 D3 D2				D1	D0			
	OSCEN	AF	CF	AEN	Reserved	CAL	W	R	
OSCEN	oscillator can	save battery	oower during s	torage. On a p	ower-up witho	t to '0', the os ut a V _{BAK} sour n turns off the	ce or on a pov	ver-up after a	
AF						lues stored in y set, user mu	-	sters with the	
CF	indicates a n	Match bit(s) = '0'. The user must clear it to '0'. Battery-backed. (internally set, user must clear bit) Century Overflow Flag: This bit is set to a '1' when the values in the years register overflows from 99 to 00. This indicates a new century, such as going from 1999 to 2000 or 2099 to 2100. The user should record the new century information as needed. The user must clear the CF bit to '0'. Battery-backed. (internally set, user must clear bit)							
AEN	an active-low	alarm. The st	ate of the ACS	pin is detailed	l in Table 2. W	nd CAL cleared Then AEN is cleared Dematically clear	eared, no new	alarm events	
CAL		-				n mode. When tery-backed, re		'0', the clock	
W	with updated	values. Settin		'0' causes the	•	ing registers. T the time regist			



Table 7. Register Description (continued)

Address	Description
R	Read Time. Setting the R bit to '1' copies a static image of the timekeeping core and places it into the user registers. The user can then read them without concerns over changing values causing system errors. The R bit going from '0' to '1' causes the timekeeping capture, so the bit must be returned to '0' prior to reading again. Battery-backed, read/write.
Reserved	Reserved bits. Do not use. Should remain set to '0'.



Serial Peripheral Interface – SPI Bus

The FM33256B employs a serial peripheral interface (SPI) bus. It is specified to operate at speeds up to 16 MHz. This high-speed serial bus provides high-performance serial communication to an SPI master. Many common microcontrollers have hardware SPI ports allowing a direct interface. It is quite simple to emulate the port using ordinary port pins for microcontrollers that do not. The FM33256B operates in SPI Mode 0 and 3.

SPI Overview

The SPI is a four-pin interface with Chip Select (\overline{CS}) , Serial Input (SI), Serial Output (SO), and Serial Clock (SCK) pins.

The SPI is a synchronous serial interface, which uses clock and data pins for memory access and supports multiple devices on the data bus. A device on the SPI bus is activated using the $\overline{\text{CS}}$ pin.

The relationship between chip select, clock, and data is dictated by the SPI mode. This device supports SPI modes 0 and 3. In both of these modes, data is clocked into the F-RAM on the rising edge of SCK starting from the first rising edge after $\overline{\text{CS}}$ goes active.

The SPI protocol is controlled by opcodes. These opcodes specify the commands from the bus master to the slave device. After \overline{CS} is activated, the first byte transferred from the bus master is the opcode. Following the opcode, any addresses and data are then transferred. The \overline{CS} must go inactive after an operation is complete and before a new opcode can be issued. The commonly used terms in the SPI protocol are as follows:

SPI Master

The SPI master device controls the operations on an SPI bus. An SPI bus may have only one master with one or more slave devices. All the slaves share the same SPI bus lines and the master may select any of the slave devices using the $\overline{\text{CS}}$ pin. All of the operations must be initiated by the master activating a slave device by pulling the $\overline{\text{CS}}$ pin of the slave LOW. The master also generates the SCK and all the data transmission on SI and SO lines are synchronized with this clock.

SPI Slave

The SPI slave device is activated by the master through the Chip Select line. A slave device gets the SCK as an input from the SPI master and all the communication is synchronized with this clock. An SPI slave never initiates a communication on the SPI bus and acts only on the instruction from the master.

The FM33256B operates as an SPI slave and may share the SPI bus with other SPI slave devices.

Chip Select (CS)

To select any <u>slave</u> device, the master needs to pull down the corresponding \overline{CS} pin. Any instruction can be issued to a slave device only while the \overline{CS} pin is LOW. When the device is not

selected, data through the SI pin is ignored and the serial output pin (SO) remains in a high-impedance state.

Note A new instruction must begin with the falling edge of $\overline{\text{CS}}$. Therefore, only one opcode can be issued for each active Chip Select cycle.

Serial Clock (SCK)

The Serial Clock is generated by the SPI master and the communication is synchronized with this clock after $\overline{\text{CS}}$ goes LOW.

The FM33256B enables SPI modes 0 and 3 for data communication. In both of these modes, the inputs are latched by the slave device on the rising edge of SCK and outputs are issued on the falling edge. Therefore, the first rising edge of SCK signifies the arrival of the first bit (MSB) of an SPI instruction on the SI pin. Further, all data inputs and outputs are synchronized with SCK.

Data Transmission (SI/SO)

The SPI data bus consists of two lines, SI and SO, for serial data communication. SI is also referred to as Master Out Slave In (MOSI) and SO is referred to as Master In Slave Out (MISO). The master issues instructions to the slave through the SI pin, while the slave responds through the SO pin. Multiple slave devices may share the SI and SO lines as described earlier.

The FM33256B has two separate pins for SI and SO, which can be connected with the master as shown in Figure 13.

For a microcontroller that has no dedicated SPI bus, a general-purpose port may be used. To reduce hardware resources on the controller, it is possible to connect the two data pins (SI, SO) together. Figure 14 shows such a configuration, which uses only three pins.

Most Significant Bit (MSB)

The SPI protocol requires that the first bit to be transmitted is the Most Significant Bit (MSB). This is valid for both address and data transmission.

The 256-Kbit serial F-RAM requires a 2-byte address for any read or write operation. Because the address is only 15 bits, the upper bit which is fed in is ignored by the device. Although this bit is 'don't care', Cypress recommends that this bit be set to '0' to enable seamless transition to higher memory densities.

Serial Opcode

After the slave device is selected with $\overline{\text{CS}}$ going LOW, the first byte received is treated as the opcode for the intended operation. FM33256B uses the standard opcodes for memory accesses.

Invalid Opcode

If an invalid opcode is received, the opcode is ignored and the device ignores any additional serial data on the SI pin until the next falling edge of \overline{CS} , and the SO pin remains tristated.



Status Register

The FM33256B has an 8-bit Status Register. The bits in the Status Register are used to configure the device. These bits are described in Table 10 on page 26.





Figure 13. System Configuration with SPI Port

Figure 14. System Configuration without SPI Port



SPI Modes

The FM33256B may be driven by a microcontroller with its SPI peripheral running in either of the following two modes:

- SPI Mode 0 (CPOL = 0, CPHA = 0)
- SPI Mode 3 (CPOL = 1, CPHA = 1)

For both these modes, the input data is latched in on the rising edge of SCK starting from the first rising edge after $\overline{\text{CS}}$ goes active. If the clock starts from a HIGH state (in mode 3), the first rising edge after the clock toggles is considered. The output data is available on the falling edge of SCK.

The two SPI modes are shown in Figure 15 on page 24 and Figure 16 on page 24. The status of the clock when the bus master is not transferring data is:

- SCK remains at 0 for Mode 0
- SCK remains at 1 for Mode 3

The device detects the SPI mode from the status of the SCK pin when the device is selected by bringing the $\overline{\text{CS}}$ pin LOW. If the SCK pin is LOW when the device is selected, SPI Mode 0 is assumed and if the SCK pin is HIGH, it works in SPI Mode 3.

Figure 15. SPI Mode 0





Figure 16. SPI Mode 3





Power Up to First Access

The FM33256B is not accessible for a t_{PU} time after power-up. Users must comply with the timing parameter, t_{PU} , which is the minimum time from V_{DD} (min) to the first \overline{CS} LOW.

Command Structure

There are eight commands, called opcodes, that can be issued by the bus master to the FM33256B. They are listed in Table 1. These opcodes control the functions performed by the memory and processor companion.

Table 8. Opcode Commands

Name	Description	Opcode
WREN	Set write enable latch	0000 0110b
WRDI	Reset write enable latch	0000 0100b
RDSR	Read Status Register	0000 0101b
WRSR	Write Status Register	0000 0001b
READ	Read memory data	0000 0011b
WRITE	Write memory data	0000 0010b
RDPC	Read Processor Companion	0001 0011b
WRPC	Write Processor Companion	0001 0010b


WREN - Set Write Enable Latch

The FM33256B will power up with writes disabled. The WREN command must be issued before any write operation. Sending the WREN opcode allows the user to issue subsequent opcodes for write operations. These include writing the Status Register (WRSR) and writing the memory (WRITE).

Sending the WREN opcode causes the internal Write Enable Latch to be set. A flag bit in the Status Register, called WEL, indicates the state of the latch. WEL = '1' indicates that writes are permitted. Attempting to write the WEL bit in the Status Register has no effect on the state of this bit – only the WREN opcode can

set this bit. The WEL bit will be automatically cleared on the rising edge of $\overline{\text{CS}}$ following a WRDI, a WRSR, a WRPC or a WRITE operation. This prevents further writes to the Status Register or the F-RAM array without another WREN command. Figure 17 illustrates the WREN command bus configuration.


Figure 17. WREN Bus Configuration



WRDI - Reset Write Enable Latch

The WRDI command disables all write activity by clearing the Write Enable Latch. The user can verify that writes are disabled by reading the WEL bit in the Status Register and verifying that WEL is equal to '0'. Figure 18 illustrates the WRDI command bus configuration.

Figure 18. WRDI Bus Configuration





Status Register and Write Protection

The write protection features of the FM33256B are multi-tiered and are enabled through the status register. The Status Register

is organized as follows. (The default value shipped from the factory for bits 0-4, bit 6 is '0' and bit 5 is '1' in the Status Register).

Table 9. Status Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
X (0)	X (1)	X (0)	X (0)	BP1 (0)	BP0 (0)	WEL (0)	X (0)

Table 10. Status Register Bit Definition

Bit	Definition	Description
Bit 0	Don't care	This bit is non-writable and always returns '0' upon read.
Bit 1 (WEL)	Write Enable	WEL indicates if the device is write enabled. This bit defaults to '0' (disabled) on power-up. WEL = '1'> Write enabled WEL = '0'> Write disabled
Bit 2 (BP0)	Block Protect bit '0'	Used for block protection. For details, see Table 11 on page 26.
Bit 3 (BP1)	Block Protect bit '1'	Used for block protection. For details, see Table 11 on page 26.
Bit 4-5	Don't care	These bits are non-writable and always return '0' upon read.
Bit 6	Don't care	This bit is non-writable and always returns '1' upon read.
Bit 7	Don't care	This bit is non-writable and always returns '0' upon read.

Bit 0, bits 4-5 bit, bit 7 are fixed at '0' and bit 6 is fixed at '1'; none of these bits can be modified. Note that bit 0 ("Ready or Write in progress" bit in serial flash and EEPROM) is unnecessary, as the F-RAM writes in real-time and is never busy, so it reads out as a '0'. BP1 and BP0 control the software write-protection features and are nonvolatile bits. The WEL flag indicates the state of the Write Enable Latch. Attempting to directly write the WEL bit in the Status Register has no effect on its state. This bit is internally set and cleared via the WREN and WRDI commands, respectively.

BP1 and BP0 are memory block write protection bits. They specify portions of memory that are write-protected as shown in Table 4.

Table 11. Block Memory Write Protection

BP1	BP0	Protected Address Range
0	0	None
0	1	6000h to 7FFFh (upper 1/4)
1	0	4000h to 7FFFh (upper 1/2)
1	1	0000h to 7FFFh (all)

The BP1 and BP0 bits and the Write Enable Latch are the only mechanisms that protect the memory from writes. The remaining write protection features protect inadvertent changes to the block protect bits.


RDSR - Read Status Register

The RDSR command allows the bus master to verify the contents of the Status Register. Reading the status register provides information about the current state of the write-protection features. Following the RDSR opcode, the FM33256B will return one byte with the contents of the Status Register.

WRSR - Write Status Register

The WRSR command allows the SPI bus master to write into the Status Register and change the write protect configuration by setting the BP0 and BP1 bits as required. Before sending the WRSR command, the user must send a WREN command to enable writes. Executing a WRSR command is a write operation and therefore, clears the Write Enable Latch.





RDPC - Read Processor Companion

The RDPC command allows the bus master to verify the contents of the Processor Companion registers. Following the RDPC opcode, a single-byte register address is sent. The FM33256B will then return one or more bytes with the contents of the companion registers. When reading multiple data bytes, the internal register address will wrap around to 00h after 1Dh is reached.

WRPC - Write Processor Companion

The WRPC command is used to set companion control settings. A WREN command is required prior to sending the WRPC command. Following the WRPC opcode, a single-byte register address is sent. The controller then drives one or more bytes to program the companion registers. When writing multiple data bytes, the internal register address will wrap around to 00h after 1Dh is reached. The rising edge of $\overline{\text{CS}}$ terminates a WRPC operation. See Figure 22.

Figure 21. Processor Companion Read







Figure 22. Processor Companion Write (WREN not shown)



Memory Operation

The SPI interface, which is capable of a high clock frequency, highlights the fast write capability of the F-RAM technology. Unlike serial flash and EEPROMs, the FM33256B can perform sequential writes at bus speed. No page register is needed and any number of sequential writes may be performed.

Write Operation

All writes to the memory begin with a WREN opcode with $\overline{\text{CS}}$ being asserted and deasserted. The next opcode is WRITE. The WRITE opcode is followed by a two-byte address containing the 15-bit address (A14-A0) of the first data byte to be written into the memory. The upper bit of the two-byte address is ignored. Subsequent bytes are data bytes, which are written sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks and keeps $\overline{\text{CS}}$ LOW. If the last address of 7FFFh is reached, the counter will roll over to 0000h. Data is written MSB first. The rising edge of $\overline{\text{CS}}$ terminates a write operation. A write operation is shown in Figure 23.

Note When a burst write reaches a protected block address, the automatic address increment stops and all the subsequent data bytes received for write will be ignored by the device.

EEPROMs use page buffers to increase their write throughput. This compensates for the technology's inherently slow write


operations. F-RAM memories do not have page buffers because each byte is written to the F-RAM array immediately after it is clocked in (after the eighth clock). This allows any number of bytes to be written without page buffer delays.

Note If the power is lost in the middle of the write operation, only the last completed byte will be written.


Read Operation


After the falling edge of $\overline{\text{CS}}$, the bus master can issue a READ opcode. Following the READ command is a two-byte address containing the 15-bit address (A14-A0) of the first byte of the read operation. The upper bit of the address is ignored. After the opcode and address are issued, the device drives out the read data on the next eight clocks. The SI input is ignored during read data bytes. Subsequent bytes are data bytes, which are read out sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks and $\overline{\text{CS}}$ is LOW. If the last address of 7FFFh is reached, the counter will roll over to 0000h. Data is read MSB first. The rising edge of $\overline{\text{CS}}$ terminates a read operation and tristates the SO pin. A read operation is shown in Figure 24.

Figure 23. Memory Write (WREN not shown) Operation











Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

device. These user guidelines are not tested.
Storage temperature
Maximum accumulated storage time At 125 °C ambient temperature
Ambient temperature with power applied55 °C to +125 °C
Supply voltage on V_{DD} relative to V_{SS} –1.0 V to +5.0 V
Input voltage -1.0 V to +5.0 V and V_{IN} < V_{DD} + 1.0 V
Backup supply voltage1.0 V to +4.5 V
DC voltage applied to outputs in High-Z state0.5 V to V_{DD} + 0.5 V
Transient voltage (< 20 ns) on any pin to ground potential2.0 V to V_{DD} + 2.0 V

Surface mount lead soldering temperature (3 seconds)+260 °C
DC output current (1 output at a time, 1s duration)
Electrostatic Discharge Voltage Human Body Model (JEDEC Std JESD22-A114-E) 4.5 kV
Charged Device Model (JEDEC Std JESD22-C101-C) 1.25 kV
Machine Model (JEDEC Std JESD22-A115-A)200
Latch-up current> ±100 mA

Operating Range

Range	Ambient Temperature (T _A)	V_{DD}
Industrial	–40 °C to +85 °C	2.7 V to 3.6 V

DC Electrical Characteristics

Over the Operating Range

Package power dissipation

Parameter	Description	Test	Conditions	Min	Typ [2]	Max	Unit
V _{DD} [3]	Power supply			2.7	_	3.6	V
I _{DD}	V _{DD} supply current	SCK toggling	f _{SCK} = 1 MHz	_	_	1.1	mA
	(VBC = '0')	$\begin{array}{l} \text{between V}_{DD}-0.3 \\ \text{V and V}_{SS}, \text{ other} \\ \text{inputs} \\ \text{V}_{SS} \text{ or V}_{DD}-0.3 \text{ V.} \\ \text{SO} = \text{Open} \end{array}$	f _{SCK} = 16 MHz	-	_	16.0	mA
I _{SB}	V _{DD} standby current Trickle Charger Off (VBC = '0')	CS = V _{DD} . All other	inputs V _{SS} or V _{DD} .	-	_	150	μА
V _{BAK} ^[4]	RTC backup voltage		T _A = +25 °C to +85 °C	1.55	_	3.75	V
			$T_A = -40 ^{\circ}\text{C} \text{ to } +25 ^{\circ}\text{C}$	1.90	_	3.75	V
I _{BAK}	RTC backup current	V _{DD} < V _{SW} , oscil-	$T_A = +25 ^{\circ}C, V_{BAK} = 3.0 V$	_	_	1.4	μΑ
		lator running, CNT at V _{BAK} .	$T_A = +85 ^{\circ}C, V_{BAK} = 3.0 V$	_	_	2.0	μΑ
		G. ABAK.	$T_A = +25 ^{\circ}C, V_{BAK} = 2.0 V$	_	_	1.15	μΑ
			$T_A = +85 ^{\circ}C, V_{BAK} = 2.0 V$	_	_	1.65	μΑ
I _{BAKTC} ^[5]	Trickle Charge Current		Fast Charge Off (FC = '0')	50	_	200	μΑ
	with $V_{BAK} = 0 V$		Fast Charge On (FC = '1')	200	-	2500	μА

Notes

- 2. Typical values are at 25 °C, $V_{DD} = V_{DD}(typ)$. Not 100% tested.
- 3. Full complete operation. Supervisory circuits, RTC, etc operate to lower voltages as specified.
- $4. \ \ The \ V_{BAK} \ trickle \ charger \ automatically \ regulates \ the \ maximum \ voltage \ on \ this \ pin \ for \ capacitor \ backup \ applications.$
- 5. V_{BAK} will source current when trickle charge is enabled (VBC bit = '1'), $V_{DD} > V_{BAK}$, and $V_{BAK} < V_{BAK}$ (max).



DC Electrical Characteristics (continued)

Over the Operating Range

Parameter	Description	Test	Conditions	Min	Typ [2]	Max	Unit
I _{QTC} ^[6]	V _{DD} Quiescent Current (VBC = '1')			-	_	70	μА
I _{QWD} ^[7]	V _{DD} Quiescent Current (WDE = '1')			-	_	30	μΑ
V _{TP0}	V _{DD} Trip Point Voltage, VTP(1:0) = 00b	RST is asserted act	ive when $V_{DD} < V_{TP}$	2.53	2.6	2.72	٧
V _{TP1}	V _{DD} Trip Point Voltage, VTP(1:0) = 01b	RST is asserted act	ive when $V_{DD} < V_{TP}$.	2.68	2.75	2.87	V
V _{TP2}	V _{DD} Trip Point Voltage, VTP(1:0) = 10b	RST is asserted act	ive when $V_{DD} < V_{TP}$	2.78	2.9	2.99	V
V _{TP3}	V _{DD} Trip Point Voltage, VTP(1:0) = 11b	RST is asserted act	ive when V _{DD} < V _{TP}	2.91	3.0	3.15	V
V _{RST} ^[8]	V _{DD} for valid RST	$I_{OL} = 80 \mu\text{A} \text{ at } V_{OL}$	V _{BAK} > V _{BAK} min	0	_	_	V
			V _{BAK} < V _{BAK} min	1.6	_	_	V
V _{SW}	Battery Switchover voltage	$\overline{\text{CS}} = \text{V}_{\text{DD}}.$ All other inputs V_{SS}	or V _{DD} .	2.0	-	2.7	٧
I _{LI}	Input leakage current	$V_{SS} \le V_{IN} \le V_{DD.}$ Do X1, or X2	oes not apply to PFI, RST,	-	-	±1	μА
I _{LO}	Output leakage current	$V_{SS} \le V_{OUT} \le V_{DD}$. or X2	Does not apply to RST, X1,	-	_	±1	μΑ
V _{IL} ^[9]	Input LOW voltage		All inputs except as listed below	- 0.3	_	0.3 × V _{DD}	V
			CNT battery-backed (V _{DD} < V _{SW})	- 0.3	_	0.5	V
			CNT (V _{DD} > V _{SW})	- 0.3	_	0.8	V
V _{IH}	Input HIGH voltage		All inputs except as listed below	$0.7 \times V_{DD}$	_	V _{DD} + 0.3	V
			CNT battery-backed (V _{DD} < V _{SW})	V _{BAK} – 0.5	_	V _{BAK} + 0.3	V
			CNT (V _{DD} > V _{SW})	$0.7 \times V_{DD}$	_	$V_{DD} + 0.3$	V
			PFI	_	_	$V_{DD} + 0.3$	V

lotes

This is the V_{DD} supply current contributed by enabling the trickle charger circuit, and does not account for I_{BAKTC}.
 This is the V_{DD} supply current contributed by enabling the watchdog circuit, WDE = '1' and WDET set to a non-zero value.
 The minimum V_{DD} to guarantee the level of RST remains a valid V_{OL} level.
 Includes RST input detection of external reset condition to trigger driving of RST signal by FM33256B.



DC Electrical Characteristics (continued)

Over the Operating Range

Parameter	Description	Test Conditions	Min	Typ ^[2]	Max	Unit
V _{OH}	Output HIGH voltage (SO, PFO)	$I_{OH} = -2 \text{ mA}$	V _{DD} – 0.8	-	-	٧
V _{OL}	Output LOW voltage	I _{OL} = 3 mA	-	_	0.4	V
R _{RST}	Pull-up resistance for RST inactive		50	-	400	kΩ
V _{PFI}	Power Fail Input Reference Voltage		1.475	1.50	1.525	V
V _{HYS}	Power Fail Input (PFI) Hysteresis (Rising)		_	-	100	mV

Data Retention and Endurance

Parameter	Description	Test condition	Min	Max	Unit
T_{DR}	Data retention	T _A = 85 °C	10	_	Years
		T _A = 75 °C	38	_	
		T _A = 65 °C	151	_	
NV _C	Endurance	Over operating temperature	10 ¹⁴	_	Cycles

Capacitance

Parameter [10]	Description	Test Conditions	Тур	Max	Unit
C _{IO}	Input/Output pin capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{DD} = V_{DD} \text{(typ)}$	_	8	pF
C _{XTL}	X1, X2 Crystal pin Capacitance		12	_	pF
0111	Max. Allowable Capacitance on CNT (polled mode)		-	100	pF

Thermal Resistance

Parameter	Description	Test Conditions	14-pin SOIC	Unit
Θ_{JA}	0	Test conditions follow standard test methods and procedures for measuring thermal	81	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	impedance, per EIA / JESD51.	31	°C/W

AC Test Conditions

Input pulse levels	.10% and 90% of V _{DD}
Input rise and fall times	5 ns
Input and output timing reference level	ls0.5 × V _{DD}
Output load capacitance	30 pF

Notes

10. This parameter is characterized and not 100% tested.

11. The crystal attached to the X1/X2 pins must be rated as 6 pF/12.5 pF.

Document Number: 001-86213 Rev. *C




Supervisor Timing

Over the Operating Range

Parameter	Description	Min	Max	Units
t _{RPU} ^[12]	RST active (LOW) after V _{DD} > V _{TP}	30	100	ms
t _{RNR} ^[13]	RST response time to V _{DD} < V _{TP} (noise filter)	7	25	μs
t _{VR} ^[13, 14]	V _{DD} power-up ramp rate	50	100,000	μs/V
t _{VF} ^[13, 14]	V _{DD} power-down ramp rate	100	-	μs/V
t _{WDST} ^[15]	Watchdog StartTime	0.3 × t _{DOG1}	t _{DOG1}	ms
t _{WDET} ^[15]	Watchdog EndTime	t _{DOG2}	3.3 × t _{DOG2}	ms
f _{CNT}	Frequency of event counter		1	kHz

Figure 25. RST Timing



^{12.} The RST pin will drive LOW for this length of time after the internal reset circuit is activated due to a watchdog, low voltage, or manual reset event.

^{13.} This parameter is characterized and not 100% tested.

 ^{14.} Slope measured at any point on V_{DD} waveform.
 15. t_{DOG1} is the programmed StartTime and t_{DOG2} is the programmed EndTime in registers 0Bh and 0Ch, V_{DD} > V_{TP}, and t_{RPU} satisfied. The StartTime has a resolution of 25 ms. The EndTime has a resolution of 60 ms.




AC Switching Characteristics

Over the Operating Range

Parar	neters ^[16]				
Cypress Parameter	Alt. Parameter	Description	Min	Max	Unit
f _{SCK}	_	SCK clock frequency	0	16	MHz
t _{CH}	_	Clock HIGH time	28	-	ns
t _{CL}	_	Clock LOW time	28	_	ns
t _{CSU}	t _{CSS}	Chip select setup	10	-	ns
t _{CSH}	t _{CSH}	Chip select hold	10	-	ns
t _{OD} ^[17, 18]	t _{HZCS}	Output disable time	-	20	ns
t _{ODV}	t _{co}	Output data valid time	-	24	ns
t _{OH}	_	Output hold time	0	-	ns
t _D	_	Deselect time	90	-	ns
t _R ^[19]	_	Data in rise time	-	50	ns
t _F ^[19]	_	Data in fall time	-	50	ns
t _{SU}	t _{SD}	Data setup time	6	-	ns
t _H	t _{HD}	Data hold time	6	-	ns

Figure 26. Synchronous Data Timing (Mode 0)



^{16.} Test conditions assume a signal transition time of 5 ns or less, timing reference levels of $0.5 \times V_{DD}$, input pulse levels of 10% to 90% of V_{DD} , and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance shown in AC Test Conditions on page 32.

17. t_{OD} is specified with a load capacitance of 5 pF. Transition is measured when the outputs enter a high impedance state

^{18.} This parameter is characterized and not 100% tested.

^{19.} Rise and fall times measured between 10% and 90% of waveform.




Ordering Information

Ordering Code	Package Diagram	Package Type	Operating Range
FM33256B-G	51-85067	14-pin SOIC	Industrial
FM33256B-GTR	51-85067	14-pin SOIC	

All these parts are Pb-free. Contact your local Cypress sales representative for availability of these parts.


Ordering Code Definitions






Package Diagram

Figure 27. 14-pin SOIC (150 Mils) Package Outline, 51-85067



DIMENSIONS IN INCHESIMM) $\frac{\text{MIN.}}{\text{MAX.}}$ REFERENCE JEDEC MS-012

PART #			
\$14.15	STANDARD PKG.		
SZ14.15	LEAD FREE PKG.		



51-85067 *E



Acronyms

Acronym	Description	
СРНА	Clock Phase	
CPOL	Clock Polarity	
EEPROM	Electrically Erasable Programmable Read-Only Memory	
EIA	Electronic Industries Alliance	
F-RAM	Ferroelectric Random Access Memory	
I/O	Input/Output	
JEDEC	Joint Electron Devices Engineering Council	
JESD	JEDEC Standards	
LSB	Least Significant Bit	
MSB	Most Significant Bit	
NMI	Non Maskable interrupt	
RoHS	Restriction of Hazardous Substances	
SPI	Serial Peripheral Interface	
SOIC	Small Outline Integrated Circuit	

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
Hz	hertz
kHz	kilohertz
kΩ	kiloohm
Mbit	megabit
MHz	megahertz
μΑ	microampere
μF	microfarad
μs	microsecond
mA	milliampere
ms	millisecond
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



Document History Page

Rev.	ECN No.	Orig. of	Submission Date	Description of Change
**	0040047	Change		
	3912947	GVCH	02/25/2013	New spec
*A	4333078	GVCH	05/05/2014	Converted to Cypress standard format
				Crystal Type: Added use of 6 pF crystal
				Updated Maximum Ratings table
				- Removed Moisture Sensitivity Level (MSL)
			- Added junction temperature and latch up current	
			Updated Data Retention and Endurance table	
				Changed C _{XTL} parameter typ value from 25 pF to 12 pF.
				Added Thermal Resistance table
				Removed Package Marking Scheme (top mark)
				Removed Ramtron revision history
*B	4563141	GVCH	11/06/2014	Added related documentation hyperlink in page 1.
*C	4872944	ZSK / PSR	08/05/2015	Updated Maximum Ratings:
		Removed "Maximum junction temperature".		
			Added "Maximum accumulated storage time".	
			Added "Ambient temperature with power applied".	
				Updated Package Diagram:
				spec 51-85067 – Changed revision from *D to *E.
				Updated to new template.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers

Lighting & Power Control

Memory PSoC

Interface

Touch Sensing USB Controllers

Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2013-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for F-RAM category:

Click to view products by Cypress manufacturer:

Other Similar products are found below:

CY15B128Q-SXA FM22LD16-55-BG FM24C64B-GTR FM25V02-DG CY15B104Q-PZXI CY15B128Q-SXE CG8867AF CY15B256Q-SXE CY15B104QN-50SXI FM25640B-G FM25640B-GTR FM25V02A-DGQ FM28V100-TGTR FM24CL64B-DGTR CY15E064Q-SXE FM24V05-GTR CY15B064J-SXE CY15B104Q-LHXIT CY15B104Q-SXIT FM24V01A-GTR FM28V020-T28G FM25W256-GTR CY15B016Q-SXE CY15B064J-SXET FM16W08-SGTR FM18W08-SGTR FM24V02A-GTR FM24W256-GTR FM25V02A-DGTR FM28V020-SGTR CY15B102N-ZS60XA CY15B102N-ZS60XE CY15B102QN-50SXE CY15B102Q-SXE CY15B104QI-20LPXC CY15B104QI-20LPXC CY15B104QSN-108LPXI CY15B104QSN-108SXI CY15B104Q-SXI CY15V104QI-20LPXC CY15B108QI-20LPXC CY15B108QN-20LPXC CY15B108QN-40SXI CY15B256J-SXA CY15V104QN-50SXI CY15V104QSN-108LPXI CY15V104QSN-108SXI CY15V104QSN-108CSN-108