



The following document contains information on Cypress products. The document has the series name, product name, and ordering part numbering with the prefix “MB”. However, Cypress will offer these products to new and existing customers with the series name, product name, and ordering part number with the prefix “CY”.

#### **How to Check the Ordering Part Number**

1. Go to [www.cypress.com/pcn](http://www.cypress.com/pcn).
2. Enter the keyword (for example, ordering part number) in the **SEARCH PCNS** field and click **Apply**.
3. Click the corresponding title from the search results.
4. Download the Affected Parts List file, which has details of all changes

#### **For More Information**

Please contact your local sales office for additional information about Cypress products and solutions.

#### **About Cypress**

Cypress is the leader in advanced embedded system solutions for the world's most innovative automotive, industrial, smart home appliances, consumer electronics and medical products. Cypress' microcontrollers, analog ICs, wireless and USB-based connectivity solutions and reliable, high-performance memories help engineers design differentiated products and get them to market first. Cypress is committed to providing customers with the best support and development resources on the planet enabling them to disrupt markets by creating new product categories in record time. To learn more, go to [www.cypress.com](http://www.cypress.com).



**MB89202, MB89202Y  
MB89F202RA, MB89F202RAY, MB89V201**

## **8-bit Microcontroller F<sup>2</sup>MC-8L Family MB89202R Series**

The MB89202R series is a line of single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions such, timers, a serial interface, an A/D converter and an external interrupt.

### **Features**

- F<sup>2</sup>MC-8L family CPU core
- Maximum memory space : 64 Kbytes
- Minimum execution time : 0.32  $\mu$ s/12.5 MHz
- Interrupt processing time : 2.88  $\mu$ s/12.5 MHz
- I/O ports : Max 26 channels
- 21-bit time-base timer
- 8-bit PWM timer
- 8/16-bit capture timer/counter
- 10-bit A/D converter : 8 channels
- UART
- 8-bit serial I/O
- External interrupt 1 : Up to 3 channels
- External interrupt 2 : Up to 8 channels
- Wild Register : 2 bytes
- Flash (at least 10,000 program / erase cycles) with read protection
- Low-power consumption modes ( sleep mode, and stop mode)
- SH-DIP-32, SSOP-34 package
- CMOS Technology

## Contents

Features .....	1
Contents.....	2
Product Lineup.....	3
Package and Corresponding Products .....	4
Differences Among Products .....	4
Pin Assignments .....	5
Pin Description.....	7
I/O Circuit Type .....	9
Handling Devices.....	11
Programming and Erase Flash Memory.....	13
Programming to the EPROM with Evaluation Product Device ...	14
Block Diagram.....	15
CPU Core.....	16
I/O Map .....	20
Electrical Characteristics.....	23
Example Characteristics .....	37
Mask Options .....	42
Ordering Information .....	42
Package Dimensions .....	43
Major Changes.....	44
Document History .....	45
Sales, Solutions, and Legal Information.....	46

## Product Lineup

Part number Parameter	MB89202 MB89202Y	MB89F202RA MB89F202RAY	MB89V201
Classification	Mask ROM product	Flash memory product (read protection)	Evaluation product (for development)
ROM size	16 K × 8 bits (internal mask ROM)	16 K × 8 bits (internal flash)	32 K × 8 bits (external EPROM)
RAM size	512 × 8 bits		
CPU functions	Number of instructions : 136 Instruction bit length : 8 bits Instruction length : 1 to 3 bytes Data bit length : 1, 8, 16 bits Minimum execution time : 0.32 μs to 5.1 μs (12.5 MHz) Interrupt processing time : 2.88 μs to 46.1 μs (12.5 MHz)		
Ports	General-purpose I/O ports (CMOS) : 26 (also serve as peripherals ) (4 ports are also an N-ch open-drain type.)		
21-bit time-base timer	21-bit Interrupt cycle : 0.66 ms, 2.64 ms, 21 ms, or 335.5 ms with 12.5 MHz main clock		
Watchdog timer	Reset generation cycle : 335.5 ms minimum with 12.5 MHz main clock		
8-bit PWM timer	8-bit interval timer operation (square output capable, operating clock cycle : 0.32 μs , 2.56 μs, 5.1 μs, 20.5 μs) 8-bit resolution PWM operation (conversion cycle : 81.9 μs to 21.47 s : in the selection of internal shift clock of 8/16-bit capture timer) Count clock selectable between 8-bit and 16-bit timer/counter outputs		
8/16-bit capture, timer/counter	External captured input selectable 8-bit capture timer/counter × 1 channel + 8-bit timer or 16-bit capture timer/counter × 1 channel Capable of event count operation and square wave output with 8-bit timer 0 or 16-bit counter		
UART	Transfer data length : 6/7/8 bits		
8-bit Serial I/O	8 bits LSB first/MSB first selectable One clock selectable from four operation clocks (one external shift clock, three internal shift clocks : 0.8 μs, 6.4 μs, 25.6 μs)		
12-bit PPG timer	Output frequency : Pulse width and cycle selectable		
External interrupt 1 (wake-up function)	3 independent channels (Interrupt vector, request flag, request output enabled) Rising/falling/both edge selectable Used for wake-up from stop/sleep mode. (Edge detection is also permitted in the stop mode.)		
External interrupt 2 (wake-up function)	8 channels (low-level interrupt only) Used for wake-up from stop/sleep mode. (Edge detection is also permitted in the stop mode.)		

*(Continued)*

(Continued)

Part number Parameter	MB89202 MB89202Y	MB89F202RA MB89F202RAY	MB89V201
10-bit A/D converter	10-bit precision × 8 channels A/D conversion function (Conversion time : 12.16 μs/12.5 MHz) Continuous activation by 8/16-bit timer/counter output or time-base timer counter		
Wild Register	8-bit × 2		
Standby mode	Sleep mode, and Stop mode		
Overhead time from reset to the first instruction execution	Power-on reset: Oscillation stabilization wait* <sup>1</sup> External reset: a few μs Software reset: a few μs	Power-on reset: Voltage regulator and oscillation stabilization wait (31.5 ms/12.5 MHz) External reset: Oscillation stabilization wait (21.0 ms/12.5 MHz) Software reset: a few μs	Power-on reset: Oscillation stabilization wait (21.0 ms / 12.5 MHz) External reset: Oscillation stabilization wait (21.0 ms / 12.5 MHz) Software reset: a few μs
Power supply voltage* <sup>2</sup>	2.2 V to 5.5 V	3.5 V to 5.5 V	2.7 V to 5.5 V

 \*1 : Check section “[Mask Options](#)”.

 \*2 : The minimum operating voltage varies with the operating frequency, the function. (The operating voltage of the A/D converter is assured separately. Check section “[Electrical Characteristics](#)”)

## Package and Corresponding Products

Package	MB89202	MB89202Y	MB89F202RA	MB89F202RAY	MB89V201
PDS032	○	x	○	x	x
FPT-34P-M03 *	x	○	x	○	x
LQD064	x	x	x	x	○

○ : Available    x : Not available

\*: This package is manufacturing discontinuance.

## Differences Among Products

### • Memory Size


Before evaluating using the evaluation product, verify its differences from the product that will actually be used.

### • Mask Options

 Functions that can be selected as options and how to designate these options vary by the product. Before using options check section “[Mask Options](#)”.

### Pin Assignments

• **MB89202, MB89F202RA**




(Continued)

(Continued)

• **MB89202Y, MB89F202RAY**

(TOP VIEW)



\* : Large-current drive type

NC: Internally connected. Do not use.

(FPT-34P-M03) This package is manufacturing discontinuance.

## Pin Description

Pin No.		Pin name	I/O circuit type <sup>*3</sup>	Function
SH-DIP32 <sup>*1</sup>	SSOP34 <sup>*2</sup>			
8	8	X0	A	Pins for connecting the crystal for the main clock. To use an external clock, input the signal to X0 and leave X1 open.
9	9	X1		
5, 6	5, 6	P60, P61	H / E	General-purpose CMOS input ports for MB89F202RA/F202RAY. General-purpose CMOS I/O ports for MB89202/202Y/MB89V201.
7	7	$\overline{\text{RST}}$	C	Reset I/O pin. This pin serves as an N-channel open-drain reset output and a reset input as well. The reset is a hysteresis input. It outputs the “L” signal in response to an internal reset request. Also, it initializes the internal circuit upon input of the “L” signal.
1 to 4	1 to 4	P04/ $\overline{\text{INT24}}$ to P07/ $\overline{\text{INT27}}$	D	General-purpose CMOS I/O ports. These pins also serve as an input (wake-up input) of external interrupt 2. The input of external interrupt 2 is a hysteresis input.
28, 29	30, 31	P00/ $\overline{\text{INT20}}$ / AN4, P01/ $\overline{\text{INT21}}$ / AN5	G	General-purpose CMOS I/O ports. These pins also serve as an input (wake-up input) of external interrupt 2 or as a 10-bit A/D converter analog input. The input of external interrupt 2 is a hysteresis input.
30, 31	32, 33	P02/ $\overline{\text{INT22}}$ / AN6, P03/ $\overline{\text{INT23}}$ / AN7	G	General-purpose CMOS I/O ports. These pins also serve as an input (wake-up input) of external interrupt 2 or as a 10-bit A/D converter analog input. The input of external interrupt 2 is a hysteresis input.
19	20	P30/ $\overline{\text{UCK}}$ / SCK	B	General-purpose CMOS I/O port. This pin also serves as the clock I/O pin for the UART or 8-bit serial I/O. The resource is a hysteresis input.
18	19	P31/ $\overline{\text{UO}}$ / $\overline{\text{SO}}$	E	General-purpose CMOS I/O port. This pin also serves as the data output pin for the UART or 8-bit serial I/O.
17	18	P32/ $\overline{\text{UI}}$ / $\overline{\text{SI}}$	B	General-purpose CMOS I/O port. This pin also serves as the data input pin for the UART or 8-bit serial I/O. The resource is a hysteresis input.
15	15	P33/ $\overline{\text{EC}}$	B	General-purpose CMOS I/O port. This pin also serves as the external clock input pin for the 8/16-bit capture timer/counter. The resource is a hysteresis input.
14	14	P34/ $\overline{\text{TO}}$ / $\overline{\text{INT10}}$	B	General-purpose CMOS I/O port. This pin also serves as the output pin for the 8/16-bit capture timer/counter or as the input (wake-up input) for external interrupt 1. The resource is a hysteresis input.
13, 12	13, 12	P35/ $\overline{\text{INT11}}$ , P36/ $\overline{\text{INT12}}$	B	General-purpose CMOS I/O ports. These pins also serve as the input (wake-up input) for external interrupt 1. The resource is a hysteresis input.

*(Continued)*



(Continued)





Pin No.		Pin name	I/O circuit type <sup>*3</sup>	Function
SH-DIP32 <sup>*1</sup>	SSOP34 <sup>*2</sup>			
11	11	P37/BZ/ PPG	E	General-purpose CMOS I/O port. This pin also serves as the buzzer output pin or the 12-bit PPG output.
20	21	P50/PWM	E	General-purpose CMOS I/O port. This pin also serves as the 8-bit PWM timer output pin.
24 to 27	26 to 29	P40/AN0 to P43/AN3	F	General-purpose CMOS I/O ports. These pins can also be used as N-channel open-drain ports. These pins also serve as 10-bit A/D converter analog input pins.
21 to 23	23 to 25	P70 to P72	E	General-purpose CMOS I/O ports.
32	34	V <sub>CC</sub>	—	Power supply pin
10	10	V <sub>SS</sub>	—	Power (GND) pin
16	17	C	—	MB89F202RA/F202RAY: Capacitance pin for regulating the power supply. Connect an external ceramic capacitor of about 0.1 μF. MB89202/202Y: This pin is not internally connected. It is unnecessary to connect a capacitor.
—	16, 22	NC	—	Internally connected pins Be sure to leave it open.

\*1: DIP-32P-M06

\*2: FPT-34P-M03





 \*3: Refer to “[I/O Circuit Type](#)” for details on the I/O circuit types.

**I/O Circuit Type**

Type	Circuit	Remarks
A	 <p>Standby control signal</p>	<p>At an oscillation feedback resistance of approximately 500 kΩ</p>
B	 <p>Input enable</p> <p>Port input / Resource input</p>	<ul style="list-style-type: none"> <li>• CMOS output</li> <li>• Hysteresis input</li> <li>• Pull-up resistor optional</li> </ul>
C	 <p>P-ch (not available for MB89F202RA)</p> <p>N-ch</p> <p>Reset</p>	<ul style="list-style-type: none"> <li>• At an output pull-up resistor (P-ch) of approximately 50 kΩ/5.0 V (not available for MB89F202RA/F202RAY)</li> <li>• N-ch open-drain reset output</li> <li>• Hysteresis input</li> <li>• High voltage input tolerable in MB89F202RA/F202RAY</li> </ul>
D	 <p>Input enable</p> <p>Port input</p> <p>Input enable</p> <p>Resource input</p>	<ul style="list-style-type: none"> <li>• CMOS output</li> <li>• CMOS input</li> <li>• Hysteresis input (Resource input)</li> <li>• Pull-up resistor optional</li> </ul>

*(Continued)*

(Continued)

Type	Circuit	Remarks
E		<ul style="list-style-type: none"> <li>• CMOS output</li> <li>• CMOS input</li> <li>• Pull-up resistor optional</li> <li>• P70-P72 are large-current drive type</li> </ul>
F		<ul style="list-style-type: none"> <li>• CMOS output</li> <li>• CMOS input</li> <li>• Analog input</li> <li>• N-ch open-drain output available</li> <li>• P40-P43 are large-current drive type</li> </ul>
G		<ul style="list-style-type: none"> <li>• CMOS output</li> <li>• CMOS input</li> <li>• Hysteresis input (Resource input)</li> <li>• Analog input</li> </ul>
H		<p>CMOS input</p>

## Handling Devices

### • Preventing Latch-up

Latch-up may occur on CMOS ICs if voltage higher than  $V_{CC}$  or lower than  $V_{SS}$  is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on “1. Absolute Maximum Ratings” in section “[Electrical Characteristics](#)” is applied between  $V_{CC}$  and  $V_{SS}$ .

When latch-up occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

### • Treatment of Unused Input Pins

Leaving unused input terminals open may lead to permanent damage due to malfunction and latch-up; pull up or pull down the terminals through the resistors of 2 k $\Omega$  or more.

Make the unused I/O terminal in a state of output and leave it open or if it is in an input state, handle it with the same procedure as the input terminals.

### • Treatment of NC Pins

Be sure to leave (internally connected) NC pins open.

### • Power Supply Voltage Fluctuations

Although  $V_{CC}$  power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that  $V_{CC}$  ripple fluctuations (P-P value) will be less than 10% of the standard  $V_{CC}$  value at the commercial frequency (50 Hz/60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

### • Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (optional) and wake-up from stop mode.

### • About the Wild Register Function

No wild register can be debugged on the MB89V201. For the operation check, test the MB89F202RA/F202RAY installed on a target system.

### • Program Execution in RAM

When the MB89V201 is used, no program can be executed in RAM.

### • Note to Noise in the External Reset Pin ( $\overline{RST}$ )

If the reset pulse applied to the external reset pin ( $\overline{RST}$ ) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin ( $\overline{RST}$ ).

- **External pull-up for the External Reset Pin ( $\overline{\text{RST}}$ )**

Internal pull-up control for  $\overline{\text{RST}}$  pin is not available for MB89F202RA/F202RAY. To ensure proper external reset control in MB89F202RA/F202RAY, an external pull-up (recommend 100 k $\Omega$ ) for  $\overline{\text{RST}}$  pin must be required. Please also check section "[Programming and Erase Flash Memory](#)".

- **Notes on selecting mask option**

Please select "With reset output" by the mask option when power-on reset is generated at the power supply ON, and the device is used without inputting external reset.

## Programming and Erase Flash Memory

### 1. Flash Memory

The flash memory incorporates a flash memory interface circuit that allows read access and program access from the CPU to be performed in the same way as mask ROM. Programming and erasing flash memory is also performed via the flash memory interface circuit by executing instructions in the CPU. This enables the flash memory to be updated in place under the control of the CPU, providing an efficient method of updating program and data.

### 2. Flash Memory Features


- 16 K byte × 8-bit configuration or 8 K byte × 8-bit configuration\*
- Automatic programming algorithm (Embedded Algorithm)
- Data polling and toggle bit for detection of program/erase completion
- Detection of program/erase completion via CPU interrupt
- Compatible with JEDEC-standard commands
- No. of program / erase cycles: Minimum 10,000

\* : Check section "Memory Space".

### 3. Procedure for Programming and Erasing Flash Memory

Programming and reading flash memory cannot be performed at the same time. Accordingly, to program or erase flash memory, the program must first be copied from flash memory to RAM so that programming can be performed without program access from flash memory. Also for flash memory program or erase, a high voltage (instead of an external pull-up) must be applied to external reset  $\overline{RST}$  pin. Check section " 6. Flash Memory Program/Erase Characteristics" in "[Electrical Characteristics](#)".

### 4. Flash Memory Control Status Register (FMCS)



### 5. Memory Space

The series has 1 flash memory size configuration. The memory space for the CPU access and for the flash programmer access of the configuration is listed below. Check section " 6. Flash Memory Program/Erase Characteristics" in "[Electrical Characteristics](#)".

Part Number	Memory size	CPU address	Programmer address
MB89F202RA MB89F202RAY	16 K bytes	FFFF <sub>H</sub> to C000 <sub>H</sub>	3FFF <sub>H</sub> to 0000 <sub>H</sub>

### 6. Flash Content Protection

Flash content can be read using parallel / serial programmer if the flash content protection mechanism is not activated.

One predefined area of the flash (FFF<sub>C</sub>H) is assigned to be used for preventing the read access of flash content. If the protection code "01<sub>H</sub>" is written in this address (FFF<sub>C</sub>H), the flash content cannot be read by any parallel/serial programmer.


Note: The program written into the flash cannot be verified once the flash protection code is written ("01<sub>H</sub>" in FFF<sub>C</sub>H). It is advised to write the flash protection code at last.

## Programming to the EPROM with Evaluation Product Device

### 1. EPROM for Use


MBM27C256A (DIP-28)

### 2. Memory Space



### 3. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0000<sub>H</sub> to 7FFF<sub>H</sub>.
- (3) Program to 0000<sub>H</sub> to 7FFF<sub>H</sub> with the EPROM programmer.


**Block Diagram**




## CPU Core

### 1. Memory Space

The microcontrollers of the MB89202R series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89202R series is structured as illustrated below.




Part Number	RAM size	Address#0	Address#1
MB89V201 MB89F202RA/F202RAY MB89202/202Y	512 bytes	01FF <sub>H</sub>	027F <sub>H</sub>

Part Number	Memory Type#	Address#2
MB89V201	32 Kbytes External EPROM	8000 <sub>H</sub>
MB89F202RA/F202RAY	16 Kbytes Internal Flash Memory	C000 <sub>H</sub>
MB89202/202Y	16 Kbytes ROM	C000 <sub>H</sub>

## 2. Registers


The MB89202R series has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided :

- Program counter (PC) : A 16-bit register for indicating instruction storage positions
- Accumulator (A) : A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
- Temporary accumulator (T) : A 16-bit register which performs arithmetic operations with the accumulator  
When the instruction is an 8-bit data processing instruction, the lower byte is used.
- Index register (IX) : A 16-bit register for index modification
- Extra pointer (EP) : A 16-bit pointer for indicating a memory address
- Stack pointer (SP) : A 16-bit register for indicating a stack area
- Program status (PS) : A 16-bit register for storing a register pointer, a condition code




The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR) . (See the diagram below.)

### • Structure of the Program Status Register



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag : Set to "1" when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. This flag is for decimal adjustment instructions.
- I-flag : Interrupt is enabled when this flag is set to "1". Interrupt is disabled when the flag is cleared to "0". Cleared to "0" at the reset.
- IL1, 0 : Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1		
1	0	2	↓ Low = no interrupt
1	1	3	


- N-flag : Set to "1" if the MSB becomes to "1" as the result of an arithmetic operation. Cleared to "0" when the bit is cleared to "0".
- Z-flag : Set to "1" when an arithmetic operation results in 0. Cleared to "0" otherwise.
- V-flag : Set to "1" if the complement on 2 overflows as a result of an arithmetic operation. Cleared to "0" if the overflow does not occur.
- C-flag : Set to "1" when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided :

General-purpose registers : An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks (in 512 RAM size) can be used in the MB89202R series. The bank currently in use is indicated by the register bank pointer (RP) .

• **Register Bank Configuration**



\* : Check section "Memory Space"

### I/O Map

Address	Register name	Register description	Read/write	Initial value
0000 <sub>H</sub>	PDR0	Port 0 data register	R/W	X X X X X X X X <sub>B</sub>
0001 <sub>H</sub>	DDR0	Port 0 data direction register	W	0 0 0 0 0 0 0 0 <sub>B</sub>
0002 <sub>H</sub> to 0006 <sub>H</sub>	Reserved			
0007 <sub>H</sub>	SYCC	System clock control register	R/W	1 - - 1 1 1 0 0 <sub>B</sub>
0008 <sub>H</sub>	STBC	Standby control register	R/W	0 0 0 1 0 - - - <sub>B</sub>
0009 <sub>H</sub>	WDTC	Watchdog timer control register	R/W	0 - - - X X X X <sub>B</sub>
000A <sub>H</sub>	TBTC	Time-base timer control register	R/W	0 0 - - - 0 0 0 <sub>B</sub>
000B <sub>H</sub>	Reserved			
000C <sub>H</sub>	PDR3	Port 3 data register	R/W	X X X X X X X X <sub>B</sub>
000D <sub>H</sub>	DDR3	Port 3 data direction register	W	0 0 0 0 0 0 0 0 <sub>B</sub>
000E <sub>H</sub>	RSFR	Reset flag register	R	X X X X - - - - <sub>B</sub>
000F <sub>H</sub>	PDR4	Port 4 data register	R/W	- - - - X X X X <sub>B</sub>
0010 <sub>H</sub>	DDR4	Port 4 data direction register	R/W	- - - - 0 0 0 0 <sub>B</sub>
0011 <sub>H</sub>	OUT4	Port 4 output format register	R/W	- - - - 0 0 0 0 <sub>B</sub>
0012 <sub>H</sub>	PDR5	Port 5 data register	R/W	- - - - - - - X <sub>B</sub>
0013 <sub>H</sub>	DDR5	Port 5 data direction register	R/W	- - - - - - - 0 <sub>B</sub>
0014 <sub>H</sub>	RCR21	12-bit PPG control register 1	R/W	0 0 0 0 0 0 0 0 <sub>B</sub>
0015 <sub>H</sub>	RCR22	12-bit PPG control register 2	R/W	- - 0 0 0 0 0 0 <sub>B</sub>
0016 <sub>H</sub>	RCR23	12-bit PPG control register 3	R/W	0 - 0 0 0 0 0 0 <sub>B</sub>
0017 <sub>H</sub>	RCR24	12-bit PPG control register 4	R/W	- - 0 0 0 0 0 0 <sub>B</sub>
0018 <sub>H</sub>	BZCR	Buzzer register	R/W	- - - - - 0 0 0 <sub>B</sub>
0019 <sub>H</sub>	TCCR	Capture control register	R/W	0 0 0 0 0 0 0 0 <sub>B</sub>
001A <sub>H</sub>	TCR1	Timer 1 control register	R/W	0 0 0 - 0 0 0 0 <sub>B</sub>
001B <sub>H</sub>	TCR0	Timer 0 control register	R/W	0 0 0 0 0 0 0 0 <sub>B</sub>
001C <sub>H</sub>	TDR1	Timer 1 data register	R/W	X X X X X X X X <sub>B</sub>
001D <sub>H</sub>	TDR0	Timer 0 data register	R/W	X X X X X X X X <sub>B</sub>
001E <sub>H</sub>	TCPH	Capture data register H	R	X X X X X X X X <sub>B</sub>
001F <sub>H</sub>	TCPL	Capture data register L	R	X X X X X X X X <sub>B</sub>
0020 <sub>H</sub>	TCR2	Timer output control register	R/W	- - - - - - 0 0 <sub>B</sub>
0021 <sub>H</sub>	Reserved			
0022 <sub>H</sub>	CNTR	PWM control register	R/W	0 - 0 0 0 0 0 0 <sub>B</sub>
0023 <sub>H</sub>	COMR	PWM compare register	W	X X X X X X X X <sub>B</sub>
0024 <sub>H</sub>	EIC1	External interrupt 1 Control register 1	R/W	0 0 0 0 0 0 0 0 <sub>B</sub>

(Continued)

Address	Register name	Register description	Read/write	Initial value
0025 <sub>H</sub>	EIC2	External interrupt 1 Control register 2	R/W	- - - - 0 0 0 0 <sub>B</sub>
0026 <sub>H</sub>	Reserved			
0027 <sub>H</sub>				
0028 <sub>H</sub>	SMC	Serial mode control register	R/W	0 0 0 0 0 - 0 0 <sub>B</sub>
0029 <sub>H</sub>	SRC	Serial rate control register	R/W	- - 0 1 1 0 0 0 <sub>B</sub>
002A <sub>H</sub>	SSD	Serial status and data register	R/W	0 0 1 0 0 - 1 X <sub>B</sub>
002B <sub>H</sub>	SIDR	Serial input data register	R	X X X X X X X X <sub>B</sub>
	SODR	Serial output data register	W	X X X X X X X X <sub>B</sub>
002C <sub>H</sub>	UPC	Clock division selection register	R/W	- - - - 0 0 1 0 <sub>B</sub>
002D <sub>H</sub> to 002F <sub>H</sub>	Reserved			
0030 <sub>H</sub>	ADC1	A/D control register 1	R/W	- 0 0 0 0 0 0 0 <sub>B</sub>
0031 <sub>H</sub>	ADC2	A/D control register 2	R/W	- 0 0 0 0 0 0 1 <sub>B</sub>
0032 <sub>H</sub>	ADDH	A/D data register H	R	- - - - - X X <sub>B</sub>
0033 <sub>H</sub>	ADDL	A/D data register L	R	X X X X X X X X <sub>B</sub>
0034 <sub>H</sub>	ADEN	A/D enable register	R/W	0 0 0 0 0 0 0 0 <sub>B</sub>
0035 <sub>H</sub>	Reserved			
0036 <sub>H</sub>	EIE2	External interrupt 2 control register1	R/W	0 0 0 0 0 0 0 0 <sub>B</sub>
0037 <sub>H</sub>	EIF2	External interrupt 2 control register2	R/W	- - - - - - - 0 <sub>B</sub>
0038 <sub>H</sub>	Reserved			
0039 <sub>H</sub>	SMR	Serial mode register	R/W	0 0 0 0 0 0 0 0 <sub>B</sub>
003A <sub>H</sub>	SDR	Serial data register	R/W	X X X X X X X X <sub>B</sub>
003B <sub>H</sub>	SSEL	Serial function switching register	R/W	- - - - - - - 0 <sub>B</sub>
003C <sub>H</sub> to 003F <sub>H</sub>	Reserved			
0040 <sub>H</sub>	WRARH0	Upper-address setting register 0	R/W	X X X X X X X X <sub>B</sub>
0041 <sub>H</sub>	WRARL0	Lower-address setting register 0	R/W	X X X X X X X X <sub>B</sub>
0042 <sub>H</sub>	WRDR0	Data setting register 0	R/W	X X X X X X X X <sub>B</sub>
0043 <sub>H</sub>	WRARH1	Upper-address setting register 1	R/W	X X X X X X X X <sub>B</sub>
0044 <sub>H</sub>	WRARL1	Lower-address setting register 1	R/W	X X X X X X X X <sub>B</sub>
0045 <sub>H</sub>	WRDR1	Data setting register 1	R/W	X X X X X X X X <sub>B</sub>
0046 <sub>H</sub>	WREN	Address comparison EN register	R/W	X X X X X X 0 0 <sub>B</sub>
0047 <sub>H</sub>	WROR	Wild-register data test register	R/W	- - - - - - 0 0 <sub>B</sub>
0048 <sub>H</sub> to 005F <sub>H</sub>	Reserved			

*(Continued)*

(Continued)

Address	Register name	Register description	Read/write	Initial value
0060 <sub>H</sub>	PDR6	Port 6 data register	R/W	- - - - - X X <sub>B</sub>
0061 <sub>H</sub>	DDR6	Port 6 data direction register*	R/W	- - - - - 0 0 <sub>B</sub>
0062 <sub>H</sub>	PUL6	Port 6 pull-up setting register*	R/W	- - - - - 0 0 <sub>B</sub>
0063 <sub>H</sub>	PDR7	Port 7 data register	R/W	- - - - - X X X <sub>B</sub>
0064 <sub>H</sub>	DDR7	Port 7 data direction register	R/W	- - - - - 0 0 0 <sub>B</sub>
0065 <sub>H</sub>	PUL7	Port 7 pull-up setting register	R/W	- - - - - 0 0 0 <sub>B</sub>
0066 <sub>H</sub> to 006F <sub>H</sub>	Reserved			
0070 <sub>H</sub>	PUL0	Port 0 pull-up setting register	R/W	0 0 0 0 0 0 0 0 <sub>B</sub>
0071 <sub>H</sub>	PUL3	Port 3 pull-up setting register	R/W	0 0 0 0 0 0 0 0 <sub>B</sub>
0072 <sub>H</sub>	PUL5	Port 5 pull-up setting register	R/W	- - - - - 0 <sub>B</sub>
0073 <sub>H</sub> to 0078 <sub>H</sub>	Reserved			
0079 <sub>H</sub>	FMCS	Flash memory control status register	R/W	0 0 0 X - - - - <sub>B</sub>
007A <sub>H</sub>	Reserved			
007B <sub>H</sub>	ILR1	Interrupt level setting register1	W	1 1 1 1 1 1 1 1 <sub>B</sub>
007C <sub>H</sub>	ILR2	Interrupt level setting register2	W	1 1 1 1 1 1 1 1 <sub>B</sub>
007D <sub>H</sub>	ILR3	Interrupt level setting register3	W	1 1 1 1 1 1 1 1 <sub>B</sub>
007E <sub>H</sub>	ILR4	Interrupt level setting register4	W	1 1 1 1 1 1 1 1 <sub>B</sub>
007F <sub>H</sub>	ITR	Interrupt test register	Not available	- - - - - 0 0 <sub>B</sub>

- : Unused, X : Undefined

\* : No used in MB89F202RA/F202RAY

Note: Do not use prohibited areas.

## Electrical Characteristics

### 1. Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage*	$V_{CC}$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	
Input voltage*	$V_{I1}$	$V_{SS} - 0.3$	$V_{CC} + 0.3$	V	Pins excluding $\overline{RST}$ , P60
	$V_{I2}$	$V_{SS} - 0.3$	12.25	V	For pins $\overline{RST}$ , P60
Output voltage*	$V_O$	$V_{SS} - 0.3$	$V_{CC} + 6.0$	V	
“L” level maximum output current	$I_{OL}$	—	15	mA	
“L” level average output current	$I_{OLAV1}$	—	4	mA	Average value (operating current × operating rate) Pins excluding P40 to P43, P70 to P72
	$I_{OLAV2}$	—	12	mA	Average value (operating current × operating rate) Pins P40 to P43, P70 to P72
“L” level total maximum output current	$\Sigma I_{OL}$	—	100	mA	
“H” level maximum output current	$I_{OH}$	—	-10	mA	Pins excluding P60, P61
“H” level average output current	$I_{OHAV}$	—	-4	mA	Average value (operating current × operating rate)
“H” level total maximum output current	$\Sigma I_{OH}$	—	-50	mA	
Power consumption	$P_d$	—	200	mW	
Operating temperature	$T_a$	-40	+85	°C	
Storage temperature	$T_{stg}$	-55	+150	°C	

\* : This parameter is based on  $V_{SS} = 0.0$  V.

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.




## 2. Recommended Operating Conditions

 (V<sub>SS</sub> = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	V <sub>CC</sub>	2.2	5.5	V	MB89202/202Y
		3.5	5.5	V	MB89F202RA/F202RAY
		2.7	5.5	V	MB89V201
		1.5	5.5	V	Retains the RAM state in stop mode
“H” level input voltage	V <sub>IH</sub>	0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.3	V	P00 to P07, P31, P37, P40 to P43, P50, P61, P70 to P72
	V <sub>IHS</sub>	0.8 V <sub>CC</sub>	V <sub>CC</sub> + 0.3	V	EC, INT20 to INT27, UCK/SCK, INT10 to INT12, P30, P32 to P36, UI/SI
	V <sub>IHH</sub>	0.7 V <sub>CC</sub>	12.25	V	P60. Under the normal operation, V <sub>IHH</sub> should not exceed V <sub>CC</sub> + 0.3 V. Setting of V <sub>IHH</sub> > V <sub>CC</sub> + 0.3 V is a reserved mode.
	V <sub>IHHS</sub>	0.8 V <sub>CC</sub>	12.25	V	$\overline{\text{RST}}$ *
“L” level input voltage	V <sub>IL</sub>	V <sub>SS</sub> - 0.3	0.3 V <sub>CC</sub>	V	P00 to P07, P31, P37, P40 to P43, P50, P60, P61, P70 to P72
	V <sub>ILS</sub>	V <sub>SS</sub> - 0.3	0.2 V <sub>CC</sub>	V	$\overline{\text{RST}}$ , EC, $\overline{\text{INT20}}$ to $\overline{\text{INT27}}$ , UCK/SCK, INT10 to INT12, P30, P32 to P36, UI/SI
Open-drain output pin application voltage	V <sub>D</sub>	V <sub>SS</sub> - 0.3	V <sub>CC</sub> + 0.3	V	P40 to P43, $\overline{\text{RST}}$
Operating temperature	T <sub>a</sub>	-40	+85	°C	Room temperature is recommended for programming the flash memory on MB89F202RA/F202RAY

\* :  $\overline{\text{RST}}$  acts as high voltage supply for the flash memory during program and erase on MB89F202RA/F202RAY. It can tolerate high voltage input. Please check section “6. Flash Memory Program/Erase Characteristics”.



**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges.

Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

### 3. DC Characteristics

( $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $F_{CH} = 12.5\text{ MHz}$  (External clock),  $T_a = -40\text{ }^\circ\text{C}$  to  $+85\text{ }^\circ\text{C}$ )

Parameter	Sym- bol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
“H” level input voltage	$V_{IH}$	P00 to P07, P31, P37, P40 to P43, P50, P61, P70 to P72	—	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V	
	$V_{IHS}$	P30, P32 to P36, UCK/SCK, UI/SI, EC, INT20 to INT27, INT10 to INT12	—	$0.8 V_{CC}$	—	$V_{CC} + 0.3$	V	
	$V_{IHH}$	P60	—	$0.7 V_{CC}$	—	12.25	V	Under the normal operation, $V_{IHH}$ should not exceed $V_{CC} + 0.3\text{ V}$ . Setting of $V_{IHH} > V_{CC} + 0.3\text{ V}$ is a reserved mode.
	$V_{IHHS}$	RST	—	$0.8 V_{CC}$	—	12.25	V	
“L” level input voltage	$V_{IL}$	P00 to P07, P31, P37, P40 to P43, P50, P60, P61, P70 to P72	—	$V_{SS} - 0.3$	—	$0.3 V_{CC}$	V	
	$V_{ILS}$	P30, P32 to P36, RST, UCK/SCK, UI/SI, EC, INT20 to INT27, INT10 to INT12	—	$V_{SS} - 0.3$	—	$0.2 V_{CC}$	V	
Open-drain output pin application voltage	$V_D$	P40 to P43, $\overline{\text{RST}}$	—	$V_{SS} - 0.3$	—	$V_{CC} + 0.3$	V	
“H” level output voltage	$V_{OH}$	P00 to P07, P30 to P37, P40 to P43, P50, P70 to P72	$I_{OH} = -4.0\text{ mA}$	4.0	—	—	V	
“L” level output voltage	$V_{OL1}$	P00 to P07, P30 to P37, P50, $\overline{\text{RST}}$	$I_{OL} = 4.0\text{ mA}$	—	—	0.4	V	
	$V_{OL2}$	P40 to P43, P70 to P72	$I_{OL} = 12.0\text{ mA}$	—	—	0.4	V	
Input leakage current	$I_{LI}$	P00 to P07, P30 to P37, P40 to P43, P50, P60, P61, $\overline{\text{RST}}$ , P70 to P72	$0.45\text{ V} < V_i < V_{CC}$	—	—	$\pm 5$	$\mu\text{A}$	Without pull-up resistor
Pull-up resistance	$R_{PULL}$	P00 to P07, P30 to P37, P50, $\overline{\text{RST}}$ , P70 to P72	$V_i = 0.0\text{ V}$	25	50	100	k $\Omega$	MB89202/ 202Y
		P00 to P07, P30 to P37, P50, P70 to P72						MB89F202RA/ F202RAY

(Continued)

(Continued)

Parameter	Sym- bol	Pin name	Condition	Value			Unit	Remarks	
				Min	Typ	Max			
Power supply current	I <sub>CC</sub>	V <sub>CC</sub>	When A/D converter stops	—	8	12	mA	MB89202/202Y	
				—	6	9	mA	MB89F202RA/F202RAY	
			When A/D converter starts	—	10	15	mA	MB89202/202Y	
				—	8	12	mA	MB89F202RA/F202RAY	
	I <sub>CCS</sub>		Sleep mode (External clock, highest gear speed)	When A/D converter stops	—	4	6	mA	MB89202/202Y
					—	3	5	mA	MB89F202RA/F202RAY
	I <sub>CCH</sub>		Stop mode T <sub>a</sub> = +25 °C (External clock)	When A/D converter stops	—	—	1	μA	MB89202/202Y
					—	—	10	μA	MB89F202RA/F202RAY
Input capacitance	C <sub>IN</sub>	Other than C, V <sub>CC</sub> , V <sub>SS</sub>	—	—	10	—	pF		

\* :  $\overline{RST}$  acts as high voltage supply for the flash memory during program and erase on MB89F202RA/F202RAY. It can tolerate high voltage input. Please check section “6. Flash Memory Program/Erase Characteristics”.


## 4. AC Characteristics

### (1) Reset Timing

(V<sub>SS</sub> = 0.0 V, T<sub>a</sub> = -40 °C to +85 °C)

Parameter	Symbol	Condition	Value		Unit
			Min	Max	
RST "L" pulse width	t <sub>ZLZH</sub>	—	45	—	ns
Internal reset pulse extension	t <sub>IRST</sub>	—	48 t <sub>H<sub>CYL</sub></sub> *	—	ns

\* : t<sub>H<sub>CYL</sub></sub> 1 oscillating clock cycle time




Note: If the reset pulse applied to the external reset pin ( $\overline{\text{RST}}$ ) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin (RST).

### (2) Power-on Reset

(V<sub>SS</sub> = 0.0 V, T<sub>a</sub> = -40 °C to +85 °C)

Parameter	Symbol	Condition	Value		Unit	Remarks
			Min	Max		
Power supply rising time	t <sub>R</sub>	—	—	50	ms	
Power supply cut-off time	t <sub>OFF</sub>	—	1	—	ms	Due to repeated operations




Note: : The supply voltage must be set to the minimum value required for operation within the prescribed default oscillation settling time.

### (3) Clock Timing

( $V_{SS} = 0.0\text{ V}$ ,  $T_a = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )


Parameter	Symbol	Condition	Value		Unit
			Min	Max	
Clock frequency	$F_{CH}$	—	1	12.5	MHz
Clock cycle time	$t_{xCYL}$		80	1000	ns
Input clock pulse width	$t_{WH}$ $t_{WL}$		20	—	ns
Input clock rising/falling time	$t_{CR}$ $t_{CF}$		—	10	ns

#### • X0 and X1 Timing and Conditions




#### • Main Clock Conditions

When a crystal or ceramic resonator is used



When an external clock is used




### (4) Instruction Cycle

Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle (minimum execution time)	$t_{INST}$	$4/F_{CH}$ , $8/F_{CH}$ , $16/F_{CH}$ , $64/F_{CH}$	$\mu\text{s}$	$t_{INST} = 0.32\ \mu\text{s}$ when operating at $F_{CH} = 12.5\ \text{MHz}$ ( $4/F_{CH}$ )


**(5) Peripheral Input Timing**

 (V<sub>CC</sub> = 5.0 V ± 10%, V<sub>SS</sub> = 0.0 V, Ta = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
Peripheral input "H" pulse width	t <sub>LIH</sub>	INT10 to INT12, INT20 to INT27, EC	2 t <sub>INST</sub> *	—	μs
Peripheral input "L" pulse width	t <sub>LIL</sub>		2 t <sub>INST</sub> *	—	μs

 \* : For information on t<sub>INST</sub> see " (4) Instruction Cycle".

 (V<sub>CC</sub> = 5.0 V ± 10%, V<sub>SS</sub> = 0.0 V, Ta = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Value			Unit
			Min	Typ	Max	
Peripheral input "H" noise limit	t <sub>IHNC</sub>	P00 to P07, P30 to P37, P40 to P43, P50, P60, P61, P70 to P72, RST, EC, INT20 to INT27, INT10 to INT12	—	45	—	ns
Peripheral input "L" noise limit	t <sub>LINC</sub>		—	45	—	ns





**(6) UART, Serial I/O Timing**

 ( $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_a = -40\text{ }^\circ\text{C}$  to  $+85\text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	$t_{SCYC}$	UCK/SCK	Internal shift clock mode	$2 t_{INST}^*$	—	$\mu\text{s}$
UCK/SCK $\downarrow$ → SO time	$t_{SLOV}$	UCK/SCK, SO		-200	+200	ns
Valid SI → UCK/SCK $\uparrow$	$t_{IVSH}$	UCK/SCK, SI		$1/2 t_{INST}^*$	—	$\mu\text{s}$
UCK/SCK $\uparrow$ → Valid SI hold time	$t_{SHIX}$	UCK/SCK, SI		$1/2 t_{INST}^*$	—	$\mu\text{s}$
Serial clock "H" pulse width	$t_{SHSL}$	UCK/SCK	External shift clock mode	$t_{INST}^*$	—	$\mu\text{s}$
Serial clock "L" pulse width	$t_{SLSH}$	UCK/SCK		$t_{INST}^*$	—	$\mu\text{s}$
UCK/SCK $\downarrow$ → SO time	$t_{SLOV}$	UCK/SCK, SO		0	200	ns
Valid SI → UCK/SCK	$t_{IVSH}$	UCK/SCK, SI		$1/2 t_{INST}^*$	—	$\mu\text{s}$
UCK/SCK $\uparrow$ → Valid SI hold time	$t_{SHIX}$	UCK/SCK, SI		$1/2 t_{INST}^*$	—	$\mu\text{s}$

 \* : For information on  $t_{inst}$ , see "(4) Instruction Cycle".

**• Internal Shift Clock Mode**

**• External Shift Clock Mode**




**5. A/D Converter**

 (V<sub>SS</sub> = 0.0 V, Ta = -40 °C to +85 °C)

**(1) A/D Converter Electrical Characteristics**

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Resolution	—	—	—	10	bit
Total error		-5.0	—	+5.0	LSB
Linearity error		-3.0	—	+3.0	LSB
Differential linearity error		-2.5	—	+2.5	LSB
Zero transition voltage	V <sub>OT</sub>	V <sub>SS</sub> - 3.5 LSB	V <sub>SS</sub> + 0.5 LSB	V <sub>SS</sub> + 4.5 LSB	V
Full-scale transition voltage	V <sub>FST</sub>	V <sub>CC</sub> - 6.5 LSB	V <sub>CC</sub> - 1.5 LSB	V <sub>CC</sub> + 2.0 LSB	V
A/D mode conversion time	—	—	—	38 t <sub>INST</sub> *	μs
Analog port input current	I <sub>AIN</sub>	—	—	10	μA
Analog input voltage range	—	0	—	V <sub>CC</sub>	V
Power supply voltage for A/D accuracy assurance	V <sub>CC</sub>	4.5	—	5.5	V


 \* : For information on t<sub>inst</sub>, see “(4) Instruction Cycle” in “4. AC Characteristics.”

**(2) A/D Converter Glossary**

- Resolution  
Analog changes that are identifiable with the A/D converter


When the number of bits is 10, analog voltage can be divided into  $2^{10} = 1024$ .

- Linearity error (unit : LSB)  
The deviation of the straight line connecting the zero transition point (“00 0000 0000” ↔ “00 0000 0001”) with the full-scale transition point (“11 1111 1111” ↔ “11 1111 1110”) from actual conversion characteristics
- Differential linearity error (unit : LSB)  
The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
- Total error (unit : LSB)  
The difference between theoretical and actual conversion values



(Continued)

(Continued)




### (3) Notes on Using A/D Converter

- **About the external impedance of analog input and its sampling time**

- A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision.

- Analog input circuit model




	R	C
MB89202/202Y	2.2 kΩ (Max)	45 pF (Max)
MB89F202RA/F202RAY	2.0 kΩ (Max)	16 pF (Max)

Note: The values are reference values.

- To satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value.

- The relationship between the external impedance and minimum sampling time



- If the sampling time cannot be sufficient, connect a capacitor of about 0.1 μF to the analog input pin.

- **About errors**

As  $|V_{CC} - V_{SS}|$  becomes smaller, values of relative errors grow larger.


## 6. Flash Memory Program/Erase Characteristics

Parameter	Value			Unit	Remarks
	Min	Typ	Max		
Chip erase time (16 Kbytes)	—	0.5	7.5	s	Excludes programming prior to erasure
Byte programming time	—	32	3600	μs	Excludes system-level overhead
Program/Erase cycle	10,000	—	—	cycle	
High voltage source on $\overline{\text{RST}}$	11.75	12.00	12.25	V	High voltage must be applied to $\overline{\text{RST}}$ during flash memory program / erase
Current drawn on $\overline{\text{RST}}$	—	—	5.0	mA	Current consumption of $\overline{\text{RST}}$ pin during flash memory program/erase





### Example Characteristics

#### 1. Power supply current





- MB89202/202Y/F202RA/F202RAY : 4 MHz (when external clock are used)



- MB89202/202Y/F202RA/F202RAY : 8 MHz ( when external clock are used)




- MB89202/202Y/F202RA/F202RAY : 12.5 MHz (when external clock is used)







- MB89202/202Y/F202RA/F202RAY : 12.5 MHz (when external clock is used)



2. "L" level output voltage



3. "H" level output voltage



### Mask Options

No.	Part number	MB89202 MB89202Y	MB89F202RA MB89F202RAY	MB89V201
	Specified / Fixed	Specified when ordering masking	Fixed	
1	Selection of initial value of main clock oscillation settling time* (with $F_{CH} = 12.5$ MHz) 01 : $2^{14}/F_{CH}$ (Approx.1.31 ms) 10 : $2^{17}/F_{CH}$ (Approx.10.5 ms) 11 : $2^{18}/F_{CH}$ (Approx.21.0 ms)	Selectable	Fixed to $2^{18}/F_{CH}$	Fixed to $2^{18}/F_{CH}$
2	Reset pin output With reset output Without reset output	Selectable	With reset output	With reset output
3	Power on reset selection With power on reset Without power on reset	Selectable	With power on reset	With power on reset

$F_{CH}$  : Main clock oscillation frequency

\* : Initial value to which the oscillation settling time bit (SYCC : WT1, WT0) in the system clock control register is set

Note:

- Notes on selecting mask option

Please select "With reset output" by the mask option when power-on reset is generated at the power supply ON, and the device is used without inputting external reset.

### Ordering Information


Part number	Package
MB89202P-SH	32-pin plastic SH-DIP (PDS032)
MB89F202RAP-SH	
MB89202YPFV	34-pin plastic SSOP *2 (FPT-34P-M03)
MB89F202RAYPFV	
MB89V201PMC1*1	64-pin plastic LQFP (LQD064)

\*1: The evaluation chip is supplied only for MB2144-230.


\*2: This package is manufacturing discontinuance.

**Package Dimensions**

Package Type	Package Code
SH-DIP 32pin	PDS032



TOP VIEW



SIDE VIEW

SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	4.50	4.70	5.40
L	3.00	3.30	3.50
D	27.70	28.00	28.20
E	10.16 BSC		
E1	8.64	8.89	9.14
θ	0°	—	15°
c	0.20	0.27	0.30
b	0.36	0.48	0.56
b1	0.82	1.02	1.32
e	1.778 BSC		
S1	—	—	1.27
Q	0.51	—	—

**NOTES**

1. ALL DIMENSIONS ARE IN MILLIMETER.
- △ DIMENSIONS NOT INCLUDE RESIN REMAINING.
3. TERMINAL WIDTH AND TERMINAL THICKNESS INCLUDE PLATING THICKNESS.
4. JEDEC SPECIFICATION NO. REF : N/A

002-16908 \*\*

PACKAGE OUTLINE, 32 LEAD PDIP  
 28.00X8.89X4.19 MM PDS032 REV\*\*

## Major Changes

Spansion Publication Number: DS07-12562-3E

Page	Section	Change Results
Revision **		
23	<b>■ ELECTRICAL CHARACTERISTICS</b> 1. Absolute Maximum Ratings	Added the item of the symbol: $V_{I2}$ to “Input voltage”. Changed the symbol $V_I$ to $V_{I1}$ .
24	2. Recommended Operating Conditions	Added the item of symbols: $V_{IHH}$ and $V_{IHHS}$ to ““H” level input voltage”.
26	3. DC Characteristics	Added the item of symbols: $V_{IHH}$ and $V_{IHHS}$ to ““H” level input voltage”.
36	6. Flash Memory Program/Erase Characteristics	Deleted the note *1 and *2 related to “Chip erase time”.
		Added the maximum and minimum value of “High voltage source on $\overline{RST}$ ”.
		Added the item of “Current drawn on $\overline{RST}$ ”.

NOTE: Please see “Document History” about later revised information.

## Document History

**Document Title:** MB89202, MB89202Y, MB89F202RA, MB89F202RAY, MB89V201, 8-bit Microcontroller F2MC-8L Family  
**MB89202R Series**

**Document Number:** 002-06680

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	AKIH	03/31/2009	Migrated to Cypress and assigned document number 002-06680. No change to document contents or format.
*A	5772241	AKIH	06/21/2017	Cypress format change Changed the package. DIP-32P-M06 → PDS032 Changed the package. FPT-64P-M24 → LQD064 Added a note for FPT-34P-M03:Manufacturing discontinuance of FPT-34P-M03 package.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

ARM® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
Microcontrollers	<a href="http://cypress.com/mcu">cypress.com/mcu</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Power Management ICs	<a href="http://cypress.com/pmic">cypress.com/pmic</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless/RF	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

#### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

#### Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

#### Technical Support

[cypress.com/support](http://cypress.com/support)

ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.

All other trademarks or registered trademarks referenced herein are the property of their respective owners.

© Cypress Semiconductor Corporation, 2008-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for [8-bit Microcontrollers - MCU category](#):*

*Click to view products by [Cypress manufacturer](#):*

Other Similar products are found below :

[CY8C20524-12PVXIT](#) [MB95F013KPMC-G-SNE2](#) [MB95F263KPF-G-SNE2](#) [MB95F264KPFT-G-SNE2](#) [MB95F398KPMC-G-SNE2](#)  
[MB95F478KPMC2-G-SNE2](#) [MB95F564KPF-G-SNE2](#) [MB95F636KWQN-G-SNE1](#) [MB95F696KPMC-G-SNE2](#) [MB95F698KPMC2-G-SNE2](#)  
[MB95F698KPMC-G-SNE2](#) [MB95F818KPMC1-G-SNE2](#) [901015X](#) [CY8C3MFIDOCK-125](#) [403708R](#) [MB95F354EPF-G-SNE2](#)  
[MB95F564KWQN-G-SNE1](#) [MB95F636KP-G-SH-SNE2](#) [MB95F694KPMC-G-SNE2](#) [MB95F778JPMC1-G-SNE2](#) [MB95F818KPMC-G-SNE2](#)  
[LC87F0G08AUJA-AH](#) [CP8361BT](#) [CG8421AF](#) [MB95F202KPF-G-SNE2](#) [DF36014FPV](#) [5962-8768407MUA](#) [MB95F318EPMC-G-SNE2](#)  
[MB94F601APMC1-GSE1](#) [MB95F656EPF-G-SNE2](#) [LC78615E-01US-H](#) [LC87F5WC8AVU-QIP-H](#) [MB95F108AJSPMC-G-JNE1](#) [73S1210F-](#)  
[68M/F/PJ](#) [MB89F538-101PMC-GE1](#) [LC87F7DC8AVU-QIP-H](#) [MB95F876KPMC-G-SNE2](#) [MB88386PMC-GS-BNDE1](#) [LC87FBK08AU-](#)  
[SSOP-H](#) [LC87F2C64AU-QFP-H](#) [MB95F636KNWQN-G-118-SNE1](#) [MB95F136NBSTPFV-GS-N2E1](#) [LC87F5NC8AVU-QIP-E](#)  
[LC87F76C8AU-TQFP-E](#) [LC87F2G08AU-SSOP-E](#) [CP8085AT](#) [MB95F564KPF-G-UNE2](#) [MC9S08QG8CDTE](#) [UPD78F0532AGA\(S\)-HAB-](#)  
[AX](#) [PIC12CE674-04/P](#)