

The following document contains information on Cypress products. The document has the series name, product name, and ordering part numbering with the prefix "MB". However, Cypress will offer these products to new and existing customers with the series name, product name, and ordering part number with the prefix "CY".

How to Check the Ordering Part Number

- 1. Go to www.cypress.com/pcn.
- 2. Enter the keyword (for example, ordering part number) in the **SEARCH PCNS** field and click **Apply**.
- 3. Click the corresponding title from the search results.
- 4. Download the Affected Parts List file, which has details of all changes

For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

About Cypress

Cypress is the leader in advanced embedded system solutions for the world's most innovative automotive, industrial, smart home appliances, consumer electronics and medical products. Cypress' microcontrollers, analog ICs, wireless and USB-based connectivity solutions and reliable, high-performance memories help engineers design differentiated products and get them to market first. Cypress is committed to providing customers with the best support and development resources on the planet enabling them to disrupt markets by creating new product categories in record time. To learn more, go to www.cypress.com.





32-bit ARM® Cortex®-M3 FM3 Microcontroller

The MB9A310K Series are a highly integrated 32-bit microcontrollers dedicated for embedded controllers with high-performance and low cost.

These series are based on the ARM® Cortex®-M3 Processor with on-chip Flash memory and SRAM, and has peripheral functions such as Motor Control Timers, ADCs and Communication Interfaces (USB, UART, CSIO, I²C, LIN).

The products which are described in this Datasheet are placed into TYPE5 product categories in "FM3 Family Peripheral Manual".

Features

32-bit ARM Cortex-M3 Core

- ■Processor version: r2p1
- ■Up to 40MHz Frequency Operation
- ■Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 48 peripheral interrupts and 16 priority levels
- ■24-bit System timer (Sys Tick): System timer for OS task management

On-chip Memories

[Flash memory]

This Series are based on two independent on-chip Flash memories.

- ■MainFlash
 - □ Up to 128Kbyte
 - □ Read cycle: 0 wait-cycle
 - □ Security function for code protection
- ■WorkFlash
 - □32Kbvte
 - □ Read cycle: 0 wait-cycle
 - □ Security function is shared with code protection

[SRAM]

This Series contain a total of up to 16Kbyte on-chip SRAM. This is composed of two independent SRAM (SRAM0, SRAM1). SRAM0 is connected to I-code bus and D-code bus of Cortex-M3 core. SRAM1 is connected to System bus.

■SRAM0: 8 Kbyte ■SRAM1: 8 Kbyte

USB Interface

USB interface is composed of Device and Host. PLL for USB is built-in, USB clock can be generated by multiplication of Main clock.

[USB device]

- ■USB2.0 Full-Speed supported
- ■Max 6 EndPoint supported
- □ EndPoint 0 is control transfer
- □ EndPoint 1, 2 can be selected Bulk-transfer, Interrupt-transfer or Isochronous-transfer
- □ EndPoint 3 to 5 can be selected Bulk-transfer or Interrupt-transfer
- □ EndPoint 1 to 5 is comprised Double Buffer
- ☐ The size of each EndPoint is as follows.
 - · EndPoint 0, 2 to 5: 64 bytes
 - · EndPoint 1: 256 bytes

[USB host]

- ■USB2.0 Full/Low-speed supported
- ■Bulk-transfer, interrupt-transfer and Isochronous-transfer support
- ■USB Device connected/dis-connected automatically detect
- ■IN/OUT token handshake packet automatically
- ■Max 256-byte packet-length supported
- ■Wake-up function supported

Multi-function Serial Interface (Max 4 channels)

- ■2 channels with 16-steps × 9-bits FIFO (ch.0, ch.1), 2 channels without FIFO (ch.3, ch.5)
- Operation mode is selectable from the followings for each channel.

(In ch.5, only UART and LIN are available.)

- **UART**
- □ CSIO
- □ LIN
- □ I²C



[UART]

- ■Full-duplex double buffer
- Selection with or without parity supported
- ■Built-in dedicated baud rate generator
- External clock available as a serial clock
- Hardware Flow control: Automatically control the transmission by CTS/RTS (only ch.4)
- Various error detect functions available (parity errors, framing errors, and overrun errors)

[CSIO]

- ■Full-duplex double buffer
- ■Built-in dedicated baud rate generator
- ■Overrun error detect function available

[LIN]

- ■LIN protocol Rev.2.1 supported
- Full-duplex double buffer
- Master/Slave mode supported
- ■LIN break field generate (can be changed 13 to 16-bit length)
- ■LIN break delimiter generate (can be changed 1 to 4-bit length)
- Various error detect functions available (parity errors, framing errors, and overrun errors)

[I2C]

■ Standard mode (Max 100 kbps) / Fast-mode (Max 400 kbps) supported

DMA Controller (4 channels)

DMA Controller has an independent bus for CPU, so CPU and DMA Controller can process simultaneously.

- ■8 independently configured and operated channels
- ■Transfer can be started by software or request from the builtin peripherals
- Transfer address area: 32-bit (4 Gbyte)
- Transfer mode: Block transfer/Burst transfer/Demand transfer
- ■Transfer data type: byte/half-word/word

■ Transfer block count: 1 to 16
■ Number of transfers: 1 to 65536

A/D Converter (Max 8 channels)

[12-bit A/D Converter]

- ■Successive Approximation Register type
- ■Built-in 2 unit
- Conversion time: 1.0 µs@5 V
- Priority conversion available (priority at 2 levels)
- ■Scanning conversion mode
- ■Built-in FIFO for conversion data storage (for SCAN conversion: 16 steps, for Priority conversion: 4 steps)

Base Timer (Max 8 channels)

Operation mode is selectable from the followings for each channel.

- ■16-bit PWM timer
- ■16-bit PPG timer
- ■16-/32-bit reload timer
- ■16-/32-bit PWC timer

General Purpose I/O Port

This series can use its pins as General Purpose I/O ports when they are not used for external bus or peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated.

- ■Capable of pull-up control per pin
- ■Capable of reading pin level directly
- ■Built-in the port relocate function
- ■Up 36 fast General Purpose I/O Ports
- Some pin is 5V tolerant I/O.

 See "Pin Description" to confirm the corresponding pins.

Multi-function Timer

The Multi-function timer is composed of the following blocks.

- ■16-bit free-run timer × 3 ch.
- ■Input capture × 4 ch.
- ■Output compare × 6 ch.
- ■A/D activating compare x 3 ch.
- ■Waveform generator x 3 ch.
- ■16-bit PPG timer x 3 ch.

The following function can be used to achieve the motor control.

- ■PWM signal output function
- ■DC chopper waveform output function
- ■Dead time function
- ■Input capture function
- ■A/D convertor activate function



■DTIF (Motor emergency stop) interrupt function

Real-time clock (RTC)

The Real-time clock can count Year/Month/Day/Hour/Minute/Second/A day of the week from 00 to 99.

- Interrupt function with specifying date and time (Year/Month/Day/Hour/Minute) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.
- ■Timer interrupt function after set time or each set time.
- Capable of rewriting the time with continuing the time count.
- ■Leap year automatic count is available.

Quadrature Position/Revolution Counter (QPRC)

The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. Moreover, it is possible to use up/down counter.

- The detection edge of the three external event input pins AIN, BIN and ZIN is configurable.
- ■16-bit position counter
- ■16-bit revolution counter
- ■Two 16-bit compare registers

Dual Timer (32-/16-bit Down Counter)

The Dual Timer consists of two programmable 32-/16-bit down counters.

Operation mode is selectable from the followings for each channel.

- Free-running
- ■Periodic (= Reload)
- ■One-shot

Watch Counter

The Watch counter is used for wake up from Low Power Consumption mode.

■Interval timer: up to 64 s (Max) @ Sub Clock: 32.768 kHz

External Interrupt Controller Unit

- ■Up to 6 external interrupt input pin
- ■Include one non-maskable interrupt (NMI)

Watchdog Timer (2channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a "Hardware" watchdog and a "Software" watchdog.

"Hardware" watchdog timer is clocked by low-speed internal CR oscillator. Therefore, "Hardware" watchdog is active in any power saving mode except RTC and STOP and Deep standby RTC and Deep stand-by STOP.

CRC (Cyclic Redundancy Check) Accelerator

The CRC accelerator helps a verify data transmission or storage integrity.

CCITT CRC16 and IEEE-802.3 CRC32 are supported.

- ■CCITT CRC16 Generator Polynomial: 0x1021
- ■IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7

Clock and Reset

[Clocks]

Five clock sources (2 external oscillators, 2 internal CR oscillator, and Main PLL) that are dynamically selectable.

■ Main Clock: 4 MHz to 48 MHz

■Sub Clock: 32.768 kHz

■High-speed internal CR Clock: 4 MHz■Low-speed internal CR Clock: 100 kHz

■ Main PLL Clock

[Resets]

- ■Reset requests from INITX pin
- ■Power on reset
- ■Software reset
- ■Watchdog timers reset
- ■Low-voltage detector reset
- ■Clock supervisor reset

Clock Super Visor (CSV)

Clocks generated by internal CR oscillators are used to supervise abnormality of the external clocks.

- External OSC clock failure (clock stop) is detected, reset is asserted.
- External OSC frequency anomaly is detected, interrupt or reset is asserted.

Low-Voltage Detector (LVD)

This Series include 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage has been set, Low-Voltage Detector generates an interrupt or reset.

■LVD1: error reporting via interrupt

■LVD2: auto-reset operation



Low Power Consumption Mode

Six Low Power Consumption modes supported.

- **■**SLEEP
- **■**TIMER
- **■**RTC
- **■**STOP
- ■Deep stand-by RTC
- ■Deep stand-by STOP

Debug

Serial Wire JTAG Debug Port (SWJ-DP)

Power Supply

- ■Wide range voltage: VCC = 2.7 V to 5.5 V
- ■Power supply for USB I/O: USBVCC0 = 3.0 V to 3.6 V (when USB is used) = 2.7 V to 5.5 V (when GPIO is used)



Contents

1.	Product Lineup	
2.	Packages	
3.	Pin Assignment	
4.	List of Pin Functions	
5.	I/O Circuit Type	
6.	Handling Precautions	26
6.1	Precautions for Product Design	
6.2	Precautions for Package Mounting	27
6.3	Precautions for Use Environment	28
7.	Handling Devices	29
8.	Block Diagram	
9.	Memory Size	
10.	Memory Map	
11.	Pin Status in Each CPU State	
12.	Electrical Characteristics	
12.1	Absolute Maximum Ratings	42
12.2	Recommended Operating Conditions	
12.3	DC Characteristics	
12.3.1	Current Rating	45
12.3.2	Pin Characteristics	48
12.4	AC Characteristics	
	Main Clock Input Characteristics	
	Sub Clock Input Characteristics	
	Internal CR Oscillation Characteristics	
	Operating Conditions of Main and USB PLL (In the case of using main clock for input of PLL	
	Operating Conditions of Main PLL (In the case of using high-speed internal CR)	
	Reset Input Characteristics	
	Power-on Reset Timing	
	Base Timer Input Timing	
	CSIO/UART Timing	
	0 External Input Timing	
	1 Quadrature Position/Revolution Counter timing	
	2 I ² C Timing	
	3 JTAG Timing	
12.5	12-bit A/D Converter	
12.6	USB Characteristics	
12.7	Low-voltage Detection Characteristics	
. —	Low-voltage Detection Reset	
	Interrupt of Low-voltage Detection	
12.8	MainFlash Memory Write/Erase Characteristics	
	Write / Erase time	
	Erase/write cycles and data hold time	
12.9	WorkFlash Memory Write/Erase Characteristics	
12.9.1		
	Erase/write cycles and data hold time	
12.10	Return Time from Low-Power Consumption Mode	
	1 Return Factor: Interrupt/WKUP	
	2 Return Factor: Reset	
13.	Ordering Information	
14. 15.	Package Dimensions	
	MUIVI VIIUIMOS	

MB9A310K Series



Document History		86
Sales, Solutions, and	Legal Information	87



1. Product Lineup

Memory size

Product name		MB9AF311K	MB9AF312K
On-chip	MainFlash	64 Kbyte	128 Kbyte
Flash memory	WorkFlash	32 Kbyte	32 Kbyte
	SRAM0	8 Kbyte	8 Kbyte
On-chip SRAM	SRAM1	8 Kbyte	8 Kbyte
	Total	16 Kbyte	16 Kbyte

Function

Product name		ne	MB9AF311K MB9AF312K
Pin cour	Pin count		48/52
CPU			Cortex-M3
CPU	Freq.		40 MHz
Power s	upply voltage range		2.7 V to 5.5 V (USBVCC: 3.0 V to 3.6 V)
USB2.0	(Device/Host)		1 ch. (Max)
DMAC	,		4 ch. (Max)
(UART/C	nction Serial Interfac CSIO/LIN/I ² C)	е	4 ch. (Max) with 16-steps × 9-bits FIFO : ch.0, ch.1 without FIFO : ch.3, ch.5 (In ch.5, only UART and LIN are available.)
Base Tir (PWC/ R	ner Reload timer/PWM/P	PG)	8 ch. (Max)
	A/D activation compare	3 ch.	
	Input capture	4 ch.	
MF-	Free-run timer	3 ch.	
Timer	Output compare	6 ch.	1 unit (Max)
	Waveform generator	3 ch.	
	PPG	3 ch.	
QPRC			1 ch. (Max)
Dual Tim			1 unit
Real-tim	e clock		1 unit
Watch C	ounter		1 unit
CRC Acc	celerator		Yes
Watchdo	og timer		1 ch. (SW) + 1 ch. (HW)
	Interrupts		6 pins (Max) + NMI x 1
General	Purpose I/O ports		36 pins (Max)
	D converter		8 ch. (2 units)
CSV (CI	ock Super Visor)		Yes
LVD (Lo	w-Voltage Detector)		2 ch.
Built-in C	High-spee	d	4 MHz
Duiit-in C	Low-speed	t l	100 kHz
Debug F	unction		SWJ-DP

Note:

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use
the port relocate function of the General I/O port according to your function use.
 See "12. Electrical Characteristics 12.4. AC Characteristics" for accuracy of built-in CR.



2. Packages

Package	Product name	MB9AF311K MB9AF312K
LQFP:	LQA048 (0.5 mm pitch)	O
QFN:	VNA048 (0.5 mm pitch)	O
LQFP:	LQC052 (0.65 mm pitch)	O

O: Supported


Note:

- See "14.Package Dimensions" for detailed information on each package.



3. Pin Assignment

LQA048




Note:

 The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.



VNA048




Note

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.







Note:

 The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.



4. List of Pin Functions

List of pin numbers

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

Pin No			I/O circuit	Din state
LQFP-48 QFN-48	LQFP-52	Pin Name	type	type
1	1	VCC		-
		P50		
0		INT00_0	*1	
2	2	AIN0_2		Н
		SIN3_1		
		P51		
		INT01_0	. *1	
3	3	BIN0_2	I*1	Н
		SOT3_1		
		P52		
_		INT02_0	. *1	
4	4	ZINO_2	I*1	H
		SCK3_1		
-	5	NC		<u>-</u>
		P39		
5	6	DTTI0X_0	E	I
		ADTG_2		
		P3A		
		RTO00_0		
6	7	TIOA0_1	G	1
		RTCCO_2		
		SUBOUT_2		
		P3B		
7	8	RTO01_0	G	1
		TIOA1_1		ı
		P3C		
8	9	RTO02_0	G	1
		TIOA2_1		
		P3D		
9	10	RTO03_0	G	1
		TIOA3_1		
		P3E		
10	11	RTO04_0	G	1
		TIOA4_1		
		P3F		
11	12	RTO05_0	G	ı
		TIOA5_1		



Pin No			I/O circuit	Pin state
LQFP-48 QFN-48	LQFP-52	Pin Name	type	type
12	13	VSS		-
13	14	С		=
14	15	VCC		-
15	16	P46	D	M
15	16	X0A	D	IVI
40	47	P47	D.	N
16	17	X1A	D	N
17	18	INITX	В	С
		P49	_	
18	19	TIOB0_0	E	ı
		P4A	_	
19	20	TIOB1_0	E	I
-	21	NC		_
		PE0		
20	22	MD1	C	Р
21	23	MD0	J	D
		PE2		
22	24	X0	Α Α	Α
		PE3		
23	25	X1	Α Α	В
24	26	VSS		_
24	20	P10		-
25	27	AN00	F	K
		P11		
		AN01		
00	00	SIN1_1		_
26	28	INT02_1	F	F
		FRCK0_2		
		IC02_0		
		WKUP1		
		P12		
27	29	AN02	F	К
		SOT1_1		
		IC00_2		
		P13		
		AN03		
28	30	SCK1_1	F	K
20	30	IC01_2		IX.
		RTCCO_1		
		SUBOUT_1		



Pin	No		I/O circuit	Pin state
LQFP-48 QFN-48	LQFP-52	Pin Name	type	type
		P14		
		AN04		
29	31	SIN0_1	F	L
		INT03_1		
		IC02_2		
		P15		
30	32	AN05 SOT0_1	F	K
		IC03_2		
31	33	AVCC		_
32	34	AVRH		<u>-</u> -
33	35	AVSS		-
-	36	NC NC		-
		P23		
		AN06		
34	37	SCK0_0	F	K
		TIOA7_1		
		P22		
0.5		AN07		К
35	38	SOT0_0	F	
		TIOB7_1		
		P21		
36	39	SIN0_0	E	_
30	39	INT06_1		G
		WKUP2		
-	40	NC		-
37	41	P00	E	E
	71	TRSTX	_	_
		P01		
38	42	TCK	E	E
		SWCLK		
39	43	P02	E	E
55	45	TDI	_	_
		P03		
40	44	TMS	E	E
		SWDIO		
		P04		
41	45	TDO	E	E
		SWO		
		P0F		
		NMIX		
42	46	CROUT_1	E	J
74	70	RTCCO_0		
		SUBOUT_0		
		WKUP0		



F	Pin No			
LQFP-48 QFN-48	LQFP-52	Pin Name	I/O circuit type	Pin state Type
		P61		
		SOT5_0		Pin state Type
43	47	TIOB2_2	E	I
		UHCONX		Type
		DTTI0X_2		
		P60		
		SIN5_0		
44	48	TIOA2_2	*1	G
44	40	INT15_1	'	
		IC00_0		
		WKUP3		
45	49	USBVCC		-
46	50	P80	Н	0
46	50	UDM0		U
47	51	P81	Н	0
41	31	UDP0		
48	52	VSS		-

^{*1: 5}V tolerant I/O



List of pin functions

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

		_		No
Module	Pin name	Function	LQFP-48 QFN-48	LQFP-52
ADC	ADTG_2	A/D converter external trigger input pin	LQFP-48	6
	AN00		25	27
	AN01		26	28
	AN02		27	29
	AN03	A/D converter analog input pin.	28	30
	AN04	ANxx describes ADC ch.xx.	29	31
	AN05		30	32
	AN06		34	37
	AN07		35	38
Base Timer	TIOA0_1	Base timer ch.0 TIOA pin	6	7
0	TIOB0_0	Base timer ch.0 TIOB pin	18	19
Base Timer	TIOA1_1	Base timer ch.1 TIOA pin	7	8
1	TIOB1_0	Base timer ch.1 TIOB pin	19	20
Base Timer	TIOA2_1	Description of CTIOA min	8	9
2	TIOA2_2	Base timer ch.2 TIOA pin	44	48
	TIOB2_2	Base timer ch.2 TIOB pin	43	47
Base Timer 3	TIOA3_1	Base timer ch.3 TIOA pin	9	10
Base Timer 4	TIOA4_1	Base timer ch.4 TIOA pin	10	11
Base Timer 5	TIOA5_1	Base timer ch.5 TIOA pin	11	12
Base Timer	TIOA7_1	Base timer ch.7 TIOA pin	34	37
7	TIOB7_1	Base timer ch.7 TIOB pin	35	38
Debugger	SWCLK	Serial wire debug interface clock input pin	38	42
	SWDIO	Serial wire debug interface data input/output pin	40	44
	SWO	Serial wire viewer output pin	41	45
	TCK	JTAG test clock input pin	38	42
	TDI	JTAG test data input pin	39	43
	TDO	JTAG debug data output pin	41	45
	TMS	JTAG test mode state input/output pin	40	44
	TRSTX	JTAG test reset Input pin	37	41
External	INT00_0	External interrupt request 00 input pin	2	2
Interrupt	INT01_0	External interrupt request 01 input pin	3	3
	INT02_0	Fortessel intersection was a control of	4	4
	INT02_1	External interrupt request 02 input pin	26	28
	INT03_1	External interrupt request 03 input pin	29	31
	INT06_1	External interrupt request 06 input pin	36	39
	INT15_1	External interrupt request 15 input pin	44	48
	NMIX	Non-Maskable Interrupt input pin	42	46



Module			Pin	No
Module	Pin name	Function	LQFP-48 QFN-48	LQFP-52
GPIO	P00		37	41
	P01		38	42
	P02	General-purpose I/O port 0	39	43
	P03	General-purpose I/O port 0	40	44
	P04		41	45
	P0F		42	46
	P10		25	27
	P11		26	28
	P12	0 1 1/0 14	27	29
	P13	General-purpose I/O port 1	28	30
	P14		29	31
	P15		30	32
	P21		36	39
	P22	General-purpose I/O port 2	35	38
	P23		34	37
	P39	General-purpose I/O port 3	5	6
	P3A		6	7
	P3B		7	8
	P3C		8	9
	P3D		9	10
	P3E		10	11
	P3F		11	12
	P46		15	16
	P47		16	17
	P49	General-purpose I/O port 4	18	19
	P4A		19	20
	P50		2	2
	P51	General-purpose I/O port 5	3	3
	P52		4	4
	P60		44	48
<u> </u>	P61	General-purpose I/O port 6	43	47
<u> </u>	P80		46	50
<u> </u>	P81	General-purpose I/O port 8	47	51
F	PE0		20	22
<u> </u>	PE2	General-purpose I/O port E	22	24
	PE3	Constat purpose the port E	23	25



			Pin	No.
Module	Pin name	Function	LQFP-48 QFN-48	LQFP-52
Multi- function	SIN0_0	Multi-francisco contelistantese els Oliverstate	36	39
Serial 0	SIN0_1	Multi-function serial interface ch.0 input pin	29	31
	SOT0_0 (SDA0_0)	Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when it is used in a UART/CSIO/LIN (operation modes	35	38
	SOT0_1 (SDA0_1)	0 to 3) and as SDA0 when it is used in an I ² C (operation mode 4).	30	32
	SCK0_0 (SCL0_0)	Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used in a CSIO (operation modes 2) and as SCL0 when it is used in an I ² C (operation mode 4).	34	37
Multi- function	SIN1_1	Multi-function serial interface ch.1 input pin	26	28
Serial 1	SOT1_1 (SDA1_1)	Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA1 when it is used in an I ² C (operation mode 4).	27	29
	SCK1_1 (SCL1_1)	Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when it is used in a CSIO (operation modes 2) and as SCL1 when it is used in an I ² C (operation mode 4).	28	30
Multi- function	SIN3_1	Multi-function serial interface ch.3 input pin	2	2
Serial 3	SOT3_1 (SDA3_1)	Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA3 when it is used in an I ² C (operation mode 4).	3	3
	SCK3_1 (SCL3_1)	Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when it is used in a CSIO (operation modes 2) and as SCL3 when it is used in an I ² C (operation mode 4).	4	4
Multi- function	SIN5_0	Multi-function serial interface ch.5 input pin	44	48
Serial 5	SOT5_0	Multi-function serial interface ch.5 output pin. This pin operates as SOT5 when it is used in a UART/LIN (operation modes 0, 1, 3).	43	47



			Pin No		
Module	Pin name	Function	LQFP-48 QFN-48	LQFP-52	
Multi- function Timer	DTTI0X_0	Input signal controlling wave form generator outputs	5	6	
0	DTTI0X_2	RTO00 to RTO05 of multi-function timer 0.	43	47	
	FRCK0_2	16-bit free-run timer ch.0 external clock input pin	26	28	
	IC00_0		44	48	
	IC00_2	40171	27	29	
	IC01_2	16-bit input capture ch.0 input pin of multi-function timer 0.	28	30	
	IC02_0 ICxx describes channel number.		26	28	
			29	31	
	IC03_2		30	32	
	RTO00_0 (PPG00_0)	Wave form generator output pin of multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output modes.	6	7	
	RTO01_0 (PPG00_0)	Wave form generator output pin of multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output modes.	7	8	
	RTO02_0 (PPG02_0)	Wave form generator output pin of multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output modes.	8	9	
	RTO03_0 (PPG02_0)	Wave form generator output pin of multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output modes.	9	10	
	RTO04_0 (PPG04_0)	Wave form generator output pin of multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output modes.	10	11	
	RTO05_0 (PPG04_0)	Wave form generator output pin of multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output modes.	11	12	
Quadrature Position/	AIN0_2	QPRC ch.0 AIN input pin	2	2	
Revolution Counter	BIN0_2	QPRC ch.0 BIN input pin	3	3	
0 ZIN0_2		QPRC ch.0 ZIN input pin	4	4	
Real-time clock	RTCCO_0		42	46	
	RTCCO_1	0.5 seconds pulse output pin of Real-time clock	28	30	
	RTCCO_2		6	7	
	SUBOUT_0		42	46	
	SUBOUT_1	1 Sub clock output pin		30	
	SUBOUT_2		6	7	
Low Power	WKUP0	Deep stand-by mode return signal input pin 0	42	46	
Consumption	WKUP1	Deep stand-by mode return signal input pin 1	26	28	
Mode	WKUP2	Deep stand-by mode return signal input pin 2	36	39	
	WKUP3	Deep stand-by mode return signal input pin 2 Deep stand-by mode return signal input pin 3	44	48	
USB	UDM0	1 7 7		50	
USD		USB ch.0 device/host D – pin	46		
	UDP0	USB ch.0 device/host D + pin	47	51	
	UHCONX	USB external pull-up control pin	43	47	




			Pin No		
Module	Pin name	Function	LQFP-48 QFN-48	LQFP-52	
Reset	INITX	External Reset Input pin. A reset is valid when INITX = "L".	17	18	
Mode	MD0	Mode 0 pin. During normal operation, MD0 = "L" must be input. During serial programming to Flash memory, MD0 = "H" must be input.	21	23	
	MD1	Mode 1 pin. During serial programming to Flash memory, MD1 = "L" must be input.	20	22	
Power	VCC	Power supply Pin	1	1	
	VCC	Power supply Pin	14	15	
	USBVCC	3.3V Power supply port for USB I/O	45	49	
GND	VSS	GND Pin	12	13	
	VSS	GND Pin	24	26	
	VSS	GND Pin	48	52	
Clock	X0	Main clock (oscillation) input pin	22	24	
	X0A	Sub clock (oscillation) input pin	15	16	
	X1	Main clock (oscillation) I/O pin	23	25	
	X1A	Sub clock (oscillation) I/O pin	16	17	
	CROUT_1	Built-in high-speed CR-osc clock output port	42	46	
Analog Power	AVCC	A/D converter analog power pin	31	33	
	AVRH	A/D converter analog reference voltage input pin	32	34	
Analog GND	AVSS	A/D converter GND pin	33	35	
C pin	С	Power stabilization capacity pin	13	14	
NC pin	NC	NC pin. NC pin should be kept open.	-	5	
	NC	NC pin. NC pin should be kept open.	-	21	
	NC	NC pin. NC pin should be kept open.	-	36	
	NC	NC pin. NC pin should be kept open.	-	40	

Note:


While this device contains a Test Access Port (TAP) based on the IEEE 1149.1-2001 JTAG standard, it is not fully compliant
to all requirements of that standard. This device may contain a 32-bit device ID that is the same as the 32-bit device ID in
other devices with different functionality. The TAP pins may also be configurable for purposes other than access to the TAP
controller.




5. I/O Circuit Type


















Туре	Circuit	Remarks
	P-ch Digital output N-ch Digital output Pull-up resistor control Digital input Standby mode Control	 CMOS level output CMOS level hysteresis input 5V tolerant With pull-up resistor control With standby mode control Pull-up resistor Approximately 50 kΩ I_{OH} = -4 mA, I_{OL} = 4 mA Available to control of PZR registers.
J		- CMOS level hysteresis input



6. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

6.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the Datasheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

- Preventing Over-Voltage and Over-Current Conditions
 Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device,
 and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at
 the design stage.
- 2. Protection of Output Pins
 - Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.
- 3. Handling of Unused Input Pins
 Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.



Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

6.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
 - When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.



Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- 3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).
 - Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

6.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

- 1. Humidity
 - Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.
- 2. Discharge of Static Electricity
 - When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
- 3. Corrosive Gases, Dust, or Oil
 - Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.
- 4. Radiation, Including Cosmic Radiation
 - Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.
- 5. Smoke, Flame
 - CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.



7. Handling Devices

Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pins and GND pins of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1 µF be connected as a bypass capacitor between each Power supply pins and GND pins, between AVCC pin and AVSS pin near this device.

Stabilizing power supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/µs when there is a momentary fluctuation on switching the power supply.

Crystal oscillator circuit


Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

Using an external clock

When using an external clock, the clock signal should be input to the X0, X0A pin only and the X1, X1A pin should be kept open.



Handling when using Multi-function serial pin as I²C pin

If it is using Multi-function serial pin as I^2C pins, P-ch transistor of digital output is always disable. However, I^2C pins need to keep the electrical characteristic like other pins and not to connect to external I^2C bus system with power OFF.




C pin

This series contains the regulator. Be sure to connect a smoothing capacitor (Cs) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor.

However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor.

A smoothing capacitor of about 4.7 µF would be recommended for this series.



Mode pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

NC pins

NC pin should be kept open.

Notes on power-on

Turn power on/off in the following order or at the same time.

If not using the A/D converter, connect AVCC = VCC and AVSS = VSS.

Turning on: $VCC \rightarrow USBVCC$

 $VCC \rightarrow AVCC \rightarrow AVRH$

Turning off: AVRH → AVCC → VCC

 $\mathsf{USBVCC} \to \mathsf{VCC}$

Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.



Differences in features among the products with different memory sizes and between Flash products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash products and MASK products are different because chip layout and memory structures are different.


If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

Pull-Up function of 5V tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5V tolerant I/O.



8. Block Diagram



9. Memory Size

See "Memory size" in "0. " to confirm the memory size.




10. Memory Map

Memory Map (1)

					Peripherals Area	
			, -	0x41FF_FFFF	1 chpherais Area	
			į		December	
			;		Reserved	
			;	0x4006_1000		
			;	0x4006_0000	DMAC	
	0xFFFF_FFFF		:	0x4005_0000	Reserved	
		December	!	0x4004_0000	USB ch.0	
		Reserved	į	04000 0000	Reserved	
	0xE010_0000		į	0x4003_C000 0x4003_B000	RTC	
		Cortex-M3 Private	;	0x4003_B000 0x4003_A000	Watch Counter	
	0xE000_0000	Peripherals	. !	0x4003_9000	CRC	
			:	0x4003_8000	MFS	
			:	0x4003_7000	Reserved	
		Poperiod	į	0x4003_6000	USB Clock Ctrl	
		Reserved	į	0x4003_5000	LVD/DS mode	
			;	0x4003_4000 0x4003_3000	Reserved GPIO	
	0x7000_0000		!	0x4003_3000 0x4003_2000	Reserved	
		External Device	!	0x4003_2000 0x4003_1000	Int-Req. Read	
			į	0x4003_0000	EXTI	
	0x6000_0000	Area	į	0x4002_F000	Reserved	
			į	0x4002_E000	CR Trim	
		Reserved	1	0x4002_8000	Reserved	
	0x4400_0000		1	0x4002_7000	A/DC QPRC	
		32Mbyte	!	0x4002_6000 0x4002_5000	Base Timer	
	0x4200_0000	Bit band alias	;	0x4002_4000	PPG	
			- '	0.0002_1000	<u> </u>	
	0x4000_0000	Peripherals			Reserved	
	0X4000_0000		1	0x4002_1000 0x4002_0000	MFT unit0	
		Doggwood	1	0x4002_0000 0x4001_6000	Reserved	
		Reserved	1	0x4001_5000	Dual Timer	
	0x2400_0000			0x4001_3000	Reserved	
		32Mbyte	i	0x4001_2000	SW WDT	
	0x2200_0000	Bit band alias	1	0x4001_1000	HW WDT	
	0x200E_1000	Reserved	1	0x4001_0000	Clock/Reset	
	0x200E_0000	WorkFlash I/F		0x4000_1000	Reserved	
	0x200C_0000	WorkFlash	i	0x4000_0000	MainFlash I/F	
	0x2008_0000	Reserved	1 1			
		SRAM1	1			
	0x2000_0000		· i			
See the next page	0x1FFF_0000	SRAM0	1			
'Memory Map (2)" for		Reserved	1 !			
the memory size	0x0010_2000					
details.	0x0010_0000	Security/CR Trim				
			i			
			i			
		MainFlash	! !			
			1			
	0x0000_0000		. ;			







See "MB9A310K/110K Series Flash programming Manual" for sector structure of Flash.



Peripheral Address Map

Start address	End address	Bus	Peripherals
0x4000_0000	0x4000_0FFF	AHB	MainFlash I/F register
0x4000_1000	0x4000_FFFF	АПБ	Reserved
0x4001_0000	0x4001_0FFF		Clock/Reset Control
0x4001_1000	0x4001_1FFF		Hardware Watchdog timer
0x4001_2000	0x4001_2FFF	APB0	Software Watchdog timer
0x4001_3000	0x4001_4FFF	APBU	Reserved
0x4001_5000	0x4001_5FFF		Dual-Timer
0x4001_6000	0x4001_FFFF		Reserved
0x4002_0000	0x4002_0FFF		Multi-function timer unit0
0x4002_1000	0x4002_3FFF		Reserved
0x4002_4000	0x4002_4FFF		PPG
0x4002_5000	0x4002_5FFF		Base Timer
0x4002_6000	0x4002_6FFF	APB1	Quadrature Position/Revolution Counter
0x4002_7000	0x4002_7FFF		A/D Converter
0x4002_8000	0x4002_DFFF		Reserved
0x4002_E000	0x4002_EFFF		Internal CR trimming
0x4002_F000	0x4002_FFFF		Reserved
0x4003_0000	0x4003_0FFF		External Interrupt Controller
0x4003_1000	0x4003_1FFF		Interrupt Request Batch-Read Function
0x4003_2000	0x4003_2FFF		Reserved
0x4003_3000	0x4003_3FFF		GPIO
0x4003_4000	0x4003_4FFF		Reserved
0x4003_5000	0x4003_57FF		Low-Voltage Detector
0x4003_5800	0x4003_5FFF	APB2	Deep stand-by mode Controller
0x4003_6000	0x4003_6FFF	APBZ	USB clock generator
0x4003_7000	0x4003_7FFF		Reserved
0x4003_8000	0x4003_8FFF		Multi-function serial Interface
0x4003_9000	0x4003_9FFF		CRC
0x4003_A000	0x4003_AFFF		Watch Counter
0x4003_B000	0x4003_BFFF	1	Real-time clock
0x4003_C000	0x4003_FFFF		Reserved
0x4004_0000	0x4004_FFFF		USB ch.0
0x4005_0000	0x4005_FFFF		Reserved
0x4006_0000	0x4006_0FFF	AHB	DMAC register
0x4006_1000	0x41FF_FFFF		Reserved
0x200E_0000	0x200E_FFFF		WorkFlash I/F register



11. Pin Status in Each CPU State

The terms used for pin status have the following meanings.

■INITX = 0

This is the period when the INITX pin is the "L" level.

■INITX = 1

This is the period when the INITX pin is the "H" level.

■SPL = 0

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to "0".

■SPL = 1

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to "1".

■Input enabled

Indicates that the input function can be used.

■Internal input fixed at "0"

This is the status that the input function cannot be used. Internal input is fixed at "L".

■Hi-Z

Indicates that the output drive transistor is disabled and the pin is put in the Hi-Z state.

■ Setting disabled

Indicates that the setting is disabled.

■ Maintain previous state

Maintains the state that was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained.

■Analog input is enabled

Indicates that the analog input is enabled.

■GPIO selected

In Deep stand-by mode, pins switch to the general-purpose I/O port.



List of Pin Status

Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	input internal sleep RTC mode, or mode or Deep stand-by		RTC mode, or sleep mode state mode or STOP		ep stand-by	Return from Deep stand-by mode state	
Pins		Power supply unstable	Power supply stable		Power supply stable			Power su	Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1	SPL = 0	X = 1 SPL = 1	SPL = 0	X = 1 SPL = 1	INITX = 1
•	GPIO selected	Setting disabled	Setting disabled	Setting disabled	- Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state
A	Main crystal oscillator input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state
В	Main crystal oscillator output pin	Hi-Z/ Internal input fixed at "0"/ or Input enable	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state	Maintain previous state /When oscillation stop*1, Hi-Z/ Internal input fixed at "0"	Maintain previous state /When oscillation stop*1, Hi-Z/ Internal input fixed at "0"	Maintain previous state /When oscillation stop*1, Hi-Z/ Internal input fixed at "0"	Maintain previous state /When oscillation stop *1, Hi-Z/ Internal input fixed at "0"	Maintain previous state /When oscillation stop *1, Hi-Z/ Internal input fixed at "0"
С	INITX input pin	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled



Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	RTC m	mode, node, or ode state	mode or De	nd-by RTC eep stand-by ode state	Return from Deep stand-by mode state
Pir		Power supply unstable	Power sup	oply stable	Power supply stable	Power supply stable		Power sup	Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1	INIT	X = 1 SPL = 1	INIT	X = 1 SPL = 1	INITX = 1
	JTAG selected	Hi-Z	Pull-up / Input enabled	Pull-up / Input enabled	Maintain	Maintain	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state
E	GPIO selected	Setting disabled	Setting disabled	Setting disabled	previous state	previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state
	WKUP enabled	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	WKUP input enabled	Hi-Z / WKUP input enabled	GPIO selected
F	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled				
	External interrupt enabled selected						Maintain previous state	GPIO		GPIO
	Resource other than above selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed	selected	Hi-Z / Internal input fixed at "0"	selected
	GPIO selected						at "0"	Maintain previous state		Maintain previous state
	WKUP enabled	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	WKUP input enabled	Hi-Z / WKUP input enabled	GPIO selected
G	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state	GPIO	LI: 7 /	GPIO
	Resource other than above selected	Hi-Z	Hi-Z / Input	Hi-Z / Input	Maintain previous state	Maintain previous state	Hi-Z / Internal	selected	Hi-Z / Internal input fixed at "0"	selected
	GPIO selected	elected Hi-Z Inp	enabled	enabled			input fixed at "0"	Maintain previous state		Maintain previous state



Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	RTC m	RTC mode, or mode or Deep s		Deep stand-by RTC mode or Deep stand-by STOP mode state	
Pin		Power supply unstable	Power sup	. ,	Power supply stable	Power supply stable Power supply stable		oply stable	Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1		X = 1		X = 1	INITX = 1
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	-	SPL = 0	SPL = 1 Maintain previous state	SPL = 0 GPIO	SPL = 1 Hi-Z /	GPIO
Н	Resource other than above selected	Hi-Z	Hi-Z / Input	Hi-Z / Input	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed	selected	Internal input fixed at "0"	selected
	GPIO selected		enabled	enabled			at "0"	Maintain previous state		Maintain previous state
ı	resource selected	Hi-Z	Hi-Z / Input	Hi-Z / Input	Maintain previous	Maintain previous	Hi-Z / Internal	GPIO selected Maintain	Hi-Z / Internal	GPIO selected Maintain
	GPIO selected	111-2	enabled	enabled	state	state	input fixed at "0"	previous state	input fixed at "0"	previous state
	NMIX selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state			GPIO
J	Resource other than above selected	Hi-Z	Hi-Z / Input	Hi-Z / Input	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed	WKUP input enabled	Hi-Z / WKUP input enabled	selected
	GPIO selected		enabled	enabled			at "0"			Maintain previous state
K	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled				
	Resource other than above selected	Setting disabled	Setting	Setting	Maintain previous state	Maintain previous	Hi-Z / Internal input fixed	GPIO selected	Hi-Z / Internal	GPIO selected
	GPIO selected	O disabled dis		disabled disabled		state	at "0"	Maintain previous state input fixed at "0"		Maintain previous state



Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	RTC m	mode, iode, or ode state	mode or De	Deep stand-by RTC mode or Deep stand-by STOP mode state	
Pin		Power supply unstable	•	oply stable	Power supply stable	Power supply stable		Power supply stable		Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1		X = 1		X = 1	INITX = 1
		-		-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled
L	External interrupt enabled selected Resource	Setting	Setting	Setting	Maintain	Maintain	Maintain previous state	GPIO selected	Hi-Z /	GPIO selected
	other than above selected	disabled	disabled	disabled	previous state	previous state	Hi-Z / Internal input fixed		input fixed at "0"	
	GPIO selected						at "0"	Maintain previous state		Maintain previous state
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state
M	Sub crystal oscillator input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state
N	Sub crystal oscillator output pin	Hi-Z/ Internal input fixed at "0"/ or Input enable	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state	Maintain previous state /When oscillation stop*2,Hi- Z/ Internal input fixed at "0"	Maintain previous state /When oscillation stop*2,Hi-Z/ Internal input fixed at "0"	Maintain previous state /When oscillation stop*2,Hi-Z/ Internal input fixed at "0"	Maintain previous state /When oscillation stop*2,Hi- Z/ Internal input fixed at "0"	Maintain previous state When oscillation stop*2,Hi-Z/ Internal input fixed at "0"



status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	1		mode or Deep stand-by		Return from Deep stand-by mode state
Pin			•	oply stable	Power supply stable	•	Power supply stable		Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1	SPL = 0	X = 1 SPL = 1	SPL = 0	X = 1 SPL = 1	INITX = 1
0	GPIO selected	Hi-Z Setting disabled	Hi-Z / Input enabled Setting disabled	Hi-Z / Input enabled Setting disabled	Maintain previous state Maintain previous state	Maintain previous state Hi-Z at transmis- sion / Input enabled/ Internal input fixed	Hi-Z / Internal input fixed at "0" Hi-Z at transmis- sion/ Input enabled/ Internal input fixed	Maintain previous state Hi-Z / Input enabled	Hi-Z / Internal input fixed at "0"	Maintain previous state Hi-Z / Input enabled
_	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	at "0" at reception Input enabled	at "0" at reception Input enabled	Input enabled	Input enabled	Input enabled
P	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Input enabled	Maintain previous state	Hi-Z / Input enabled	Maintain previous state

^{*1:} Oscillation is stopped at Sub timer mode, Low-speed CR timer mode, RTC mode, STOP mode, Deep stand-by RTC mode, and Deep stand-by STOP mode.

^{*2:} Oscillation is stopped at STOP mode and Deep stand-by STOP mode.



12. Electrical Characteristics

12.1 Absolute Maximum Ratings

Davamatas	Compleal	R	Rating	11::4	Damarka
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage*1, *2	Vcc	Vss - 0.5	Vss + 6.5	V	
Power supply voltage (for USB) *1, *3	USBVcc	Vss - 0.5	Vss + 6.5	V	
Analog power supply voltage*1, *4	AVcc	Vss - 0.5	Vss + 6.5	V	
Analog reference voltage *1, *2	AVRH	Vss - 0.5	Vss + 6.5	V	
		Vss - 0.5	Vcc + 0.5 (≤6.5 V)	V	Except for USB pin
Input voltage	Vı	Vss - 0.5	USBVcc0 + 0.5 (≤6.5 V)	V	USB pin
		Vss - 0.5	Vss + 6.5	V	5V tolerant
Analog pin input voltage	V _{IA}	Vss - 0.5	AVcc + 0.5 (≤6.5 V)	V	
Output voltage	Vo	Vss - 0.5	Vcc + 0.5 (≤6.5 V)	V	
Clamp maximum current	I _{CLAMP}	-2	+2	mA	*8
Clamp total maximum current	$\Sigma[I_{CLAMP}]$		+20	mA	*8
			10	mA	4mA type
"L" level maximum output current*5	I _{OL}	=	20	mA	12mA type
			39	mA	P80, P81
			4	mA	4mA type
"L" level average output current*6	I _{OLAV}	-	12	mA	12mA type
•			18.5	mA	P80, P81
"L" level total maximum output current	ΣI _{OL}	-	100	mA	
"L" level total average output current*7	∑I _{OLAV}	-	50	mA	
·			- 10	mA	4mA type
"H" level maximum output current*5	I _{OH}	-	- 20	mA	12mA type
			- 39	mA	P80, P81
			- 4	mA	4mA type
"H" level average output current*6	I _{OHAV}	-	- 12	mA	12mA type
<u>-</u>			- 20.5	mA	P80, P81
"H" level total maximum output current	∑loн	-	- 100	mA	
"H" level total average output current*7	∑l _{OHAV}	-	- 50	mA	
Power consumption	P _D	=	300	mW	
Storage temperature	T _{STG}	- 55	+ 150	°C	

^{*1:} These parameters are based on the condition that V_{SS} = AV_{SS} = 0.0 V.

^{*2:} Vcc must not drop below Vss - 0.5 V.

^{*3:} USBVcc must not drop below V_{SS} - 0.5 V.

^{*4:} Ensure that the voltage does not to exceed Vcc + 0.5 V, for example, when the power is turned on.

^{*5:} The maximum output current is the peak value for a single pin.


^{*6:} The average output is the average current for a single pin over a period of 100 ms.

^{*7:} The total average output current is the average current for all pins over a period of 100 ms.



*8:

- See "List of Pin Functions" and "I/O Circuit Type" about +B input available pin.
- Use within recommended operating conditions.
- · Use at DC voltage (current) the +B input.
- The +B signal should always be applied a limiting resistance placed between the +B signal and the device.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the device pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the device drive current is low, such as in the low-power consumpsion modes, the +B input potential may
 pass through the protective diode and increase the potential at the VCC and AVCC pin, and this may affect other devices.
- Note that if a +B signal is input when the device power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- The following is a recommended circuit example (I/O equivalent circuit).



WARNING:

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess
of absolute maximum ratings. Do not exceed these ratings.



12.2 Recommended Operating Conditions

(Vss = AVss = 0.0V)

Barranatas	0	0	V	/alue	Unit	Domarka
Parameter	Symbol	Ol Conditions Min		Max	Unit	Remarks
Power supply voltage	Vcc	-	2.7 ^{*4}	5.5	V	
Power supply voltage for USB	USBVcc	-	3.0	3.6 (≤Vcc)	V	*1
			2.7	5.5 (≤Vcc)		*2
Analog power supply voltage	AVcc	-	2.7	5.5	V	AVcc = Vcc
Analog reference voltage	AVRH	-	2.7	AVcc	V	
Smoothing capacitor	Cs	-	1	10	μF	For built-in regulator*3
Operating temperature	T _A	-	- 40	+ 105	°C	

^{*1:} When P81/UDP0 and P80/UDM0 pin are used as USB (UDP0, UDM0).

WARNING:

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the Datasheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

^{*2:} When P81/UDP0 and P80/UDM0 pin are used as GPIO (P81, P80).

^{*3:} See "C Pin" in "Handling Devices" for the connection of the smoothing capacitor.

^{*4:} In between less than the minimum power supply voltage and low voltage reset/interrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR (including Main PLL is used) or built-in Low-speed CR is possible to operate only.



12.3 DC Characteristics

12.3.1 Current Rating

(Vcc = AVcc = 2.7V to 5.5V, USBVcc = 3.0V to 3.6V, Vss = AVss = 0V, T_A = $-40^{\circ}C$ to $+105^{\circ}C$)

D	0	Pin		O a sa alliti a sa a	Va	lue	11	Damada					
Parameter	Symbol	Name		Conditions	Typ*3	Max*4	Unit	Remarks					
			PLL	CPU: 40 MHz, Peripheral: 40 MHz, MainFlash 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000	32	41	mA	*1, *5					
			RUN mode	CPU: 40 MHz, Peripheral: 40 MHz, MainFlash 3 Wait FRWTR.RWT = 00 FSYNDN.SD = 011	21	28	mA	*1, *5					
RUN mode current	Icc	lcc	High-speed CR RUN mode	CPU/ Peripheral: 4 MHz*2 MainFlash 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000	3.9	7.7	mA	*1					
		VCC	Sub RUN mode	CPU/ Peripheral: 32 kHz MainFlash 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000	0.15	0.15 3.2 mA	*1, *6						
							CR	Low-speed CR RUN mode	CPU/ Peripheral: 100 kHz MainFlash 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000	0.2	3.3	mA	*1
			PLL SLEEP mode	Peripheral: 40 MHz	10	15	mA	*1, *5					
SLEEP mode	lccs		High-speed CR SLEEP mode	Peripheral: 4 MHz *2	1.2	4.4	mA	*1					
current	ICCS		Sub SLEEP mode	Peripheral: 32 kHz	0.1	3.1	mA	*1, *6					
			Low-speed CR SLEEP mode	Peripheral: 100 kHz	0.1	3.1	mA	*1					

^{*1:} When all ports are input and are fixed at "0".

^{*2:} When setting it to 4 MHz by trimming.

^{*3:} $T_A = +25^{\circ}C$, $V_{CC} = 5.5V$

 $^{^*4:}T_A = +105^{\circ}C, V_{CC} = 5.5V$

^{*5:} When using the crystal oscillator of 4 MHz (Including the current consumption of the oscillation circuit)

^{*6:} When using the crystal oscillator of 32 kHz (Including the current consumption of the oscillation circuit)



(Vcc = AVcc = 2.7V to 5.5V, USBVcc = 3.0V to 3.6V, Vss = AVss = 0V, $T_A = -40^{\circ}C$ to $+105^{\circ}C$)

Parameter	Symbol	Pin		Conditions	Val	lue	Unit	Remarks
Parameter	Symbol	Name		onations	Typ*2	Max*2	Unit	Remarks
			Main TIMER	$T_A = + 25$ °C, When LVD is off	5.2	6	mA	*1, *3
TIMER mode	Ісст		mode	T _A = + 105°C, When LVD is off	-	9	mA	*1, *3
current	icci		Sub TIMER	$T_A = + 25$ °C, When LVD is off	60	230	μΑ	*1, *4
			mode	$T_A = + 105$ °C, When LVD is off	-	3.1	mA	*1, *4
RTC mode	I _{CCR}		RTC mode	T _A = + 25°C, When LVD is off	50	210	μΑ	*1, *4
current	ICCR		KTO mode	$T_A = + 105$ °C, When LVD is off	-	3.1	mA	*1, *4
STOP mode	I _{CCH}		STOP mode	$T_A = + 25$ °C, When LVD is off	35	200	μΑ	*1
current	ICCH		OTOT MOGO	$T_A = + 105$ °C, When LVD is off	-	3	mA	*1
				T _A = + 25°C, When LVD is off RAM hold off	30	160	μA	*1, *4
		VCC	Deep	T _A = + 25°C, When LVD is off RAM hold on	33	160	mA	*1, *4
	I _{CCRD}		stand-by RTC mode	T _A = + 105°C, When LVD is off RAM hold off	-	600	μA	*1
Deep stand-by				T _A = + 105°C, When LVD is off RAM hold on	-	610	mA	*1
mode current				T _A = + 25°C, When LVD is off RAM hold off	20	150	μА	*1, *4
			Deep	T _A = + 25°C, When LVD is off RAM hold on	23	150	mA	*1, *4
	I _{CCHD}		stand-by STOP mode	$T_A = + 105$ °C, When LVD is off RAM hold off	-	600	μA	*1
				$T_A = + 105$ °C, When LVD is off RAM hold on	-	610	mA	*1

^{*1:} When all ports are input and are fixed at "0".

^{*2:} Vcc = 5.5 V

^{*3:} When using the crystal oscillator of 4 MHz (Including the current consumption of the oscillation circuit)

^{*4:} When using the crystal oscillator of 32 kHz (Including the current consumption of the oscillation circuit)



Low-Voltage Detection Current

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Farameter	Syllibol	name	Conditions	Тур	Max	Ollit	Remarks
Low-voltage detection circuit (LVD) power supply current	I _{CCLVD}	VCC	At operation for interrupt Vcc = 5.5 V	4	7	μA	At not detect

Flash Memory Current

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Val	lue	Unit	Remarks
Parameter	Syllibol	name	Conditions	Тур	Max	Offic	Remarks
Flash memory write/erase	1	VCC	MainFlash At Write/Erase	11.4	13.1	mA	
current	ICCFLASH	VCC	WorkFlash At Write/Erase	11.4	13.1	mA	

A/D Converter Current

(Vcc = AVcc = 2.7V to 5.5V, Vss = AVss = AVRL = 0V, T_A = - 40°C to + 105°C)

D	0	Pin	0	Val	lue	11	Damada
Parameter	Symbol	ymbol name Conditions Typ Max		Max	Unit	Remarks	
Power supply current		AVCC	At 1unit operation	0.57	0.72	mA	
	I _{CCAD}	AVCC	At stop	0.06	20	μA	
Reference power supply current	I _{CCAVRH}	AVRH	At 1unit operation AVRH = 5.5 V	1.1	1.96	mA	
зирріу сипепі			At stop	0.06	4	μΑ	



12.3.2 Pin Characteristics

(Vcc = AVcc = 2.7V to 5.5V, Vss = AVss = 0V, T_A = - 40°C to + 105°C)

				,	Value			Remarks
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
"H" level input voltage (hysteresis	V _{IHS}	CMOS hysteresis input pin, MD0, MD1	-	Vcc × 0.8	-	Vcc + 0.3	V	
input)		5V tolerant input pin	-	Vcc × 0.8	-	Vss + 5.5	V	
"L" level input voltage (hysteresis	V _{ILS}	CMOS hysteresis input pin, MD0, MD1	-	Vss - 0.3	-	Vcc × 0.2	V	
input)		5V tolerant input pin	-	Vss - 0.3	-	Vcc × 0.2	V	
		4mA type	$Vcc \ge 4.5 \text{ V}$ $I_{OH} = -4 \text{ mA}$ $Vcc < 4.5 \text{ V}$ $I_{OH} = -2 \text{ mA}$	Vcc - 0.5	-	Vcc	V	
output voltage	12mA type	$Vcc ≥ 4.5 V$ $I_{OH} = -12 \text{ mA}$ $Vcc < 4.5 V$ $I_{OH} = -8 \text{ mA}$	Vcc - 0.5	-	Vcc	V		
	P80/P81	USBVcc ≥ 4.5 V I _{OH} = - 20.5 mA USBVcc < 4.5 V I _{OH} = - 13.0 mA	- USBVcc - 0.4	-	USBVcc	V		
		4mA type	$Vcc \ge 4.5 \text{ V}$ $I_{OL} = 4 \text{ mA}$ $Vcc < 4.5 \text{ V}$ $I_{OL} = 2 \text{ mA}$	Vss	-	0.4	V	
"L" level output voltage	V _{OL}	12mA type	$Vcc \ge 4.5 \text{ V}$ $I_{OL} = 12 \text{ mA}$ $Vcc < 4.5 \text{ V}$ $I_{OL} = 8 \text{ mA}$	Vss	-	0.4	V	
		P80/P81	USBVcc ≥ 4.5 V I_{OL} = 18.5 mA USBVcc< 4.5 V I_{OL} = 10.5 mA	Vss	-	0.4	V	
Input leak current	I _{IL}	-	-	- 5	-	+ 5	μA	_
Pull-up resistance	R _{PU}	Pull-up pin	Vcc ≥ 4.5 V	25	50	100	kΩ	
Value			Vcc < 4.5 V	30	80	200		
Input capacitance	C _{IN}	Other than VCC, USBVCC, VSS, AVCC, AVSS, AVRH	-	-	5	15	pF	




12.4 AC Characteristics

12.4.1 Main Clock Input Characteristics

Parameter	Cymhol	Pin	Conditions	Va	lue	Unit	Remarks
Parameter	Symbol	name	Conditions	Min	Max	Unit	Remarks
			Vcc ≥ 4.5 V	4	48	MHz	When crystal oscillator is
Input frequency	F _{CH}		Vcc < 4.5 V	4	20	IVII IZ	connected
input frequency	CH		Vcc ≥ 4.5 V	4	48	MHz	When using external
			Vcc < 4.5 V	4	20	IVITZ	Clock
Input clock cycle		X0	Vcc ≥ 4.5 V	20.83	250		When using external
Input clock cycle	t _{CYLH}	X1	Vcc < 4.5 V	50	250	ns	Clock
Input clock pulse width	-		P _{WH} /t _{CYLH} P _{WL} /t _{CYLH}	45	55	%	When using external Clock
Input clock rise time and fall time	t _{CF,}		-	ì	5	ns	When using external Clock
	F _{CM}	-	-	-	42	MHz	Master clock
Internal aparating	F _{CC}	-	-	-	42	MHz	Base clock (HCLK/FCLK)
Internal operating clock frequency*1	F _{CP0}	-	-	-	42	MHz	APB0 bus clock*2
olook froquoticy	F _{CP1}	-	-	-	42	MHz	APB1 bus clock*2
	F _{CP2}	=	-	1	42	MHz	APB2 bus clock*2
	t _{CYCC}	-	-	23.8	-	ns	Base clock (HCLK/FCLK)
Internal operating	t _{CYCP0}	-	-	23.8	-	ns	APB0 bus clock*2
clock cycle time*1	t _{CYCP1}	-	-	23.8	-	ns	APB1 bus clock*2
	t _{CYCP2}	-	-	23.8	-	ns	APB2 bus clock*2

^{*1:} For more information about each internal operating clock, see "Chapter 2-1: Clock" in "FM3 Family Peripheral Manual".

^{*2:} For about each APB bus which each peripheral is connected to, see "Block Diagram" in this datasheet.






12.4.2 Sub Clock Input Characteristics

 $(Vcc = 2.7V to 5.5V, Vss = 0V, T_A = -40^{\circ}C to + 105^{\circ}C)$

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks	
raiametei	Syllibol	name	Conditions	Min	Тур	Max	Offic	Remarks	
Input frequency	1/ t _{CYLL}		-	-	32.768	=	kHz	When crystal oscillator is connected	
		X0A	-	32	-	100	kHz	When using external clock	
Input clock cycle	t _{CYLL}	X1A	-	10	=	31.25	μs	When using external clock	
Input clock pulse width	-		P _{WH} /t _{CYLL} P _{WL} /t _{CYLL}	45	-	55	%	When using external clock	



12.4.3 Internal CR Oscillation Characteristics

High-speed Internal CR

$$(Vcc = 2.7V to 5.5V, Vss = 0V, T_A = -40^{\circ}C to + 105^{\circ}C)$$

Parameter	Symbol	Conditions		Value		Unit	Remarks	
Farameter	Syllibol	Conditions	Min	Тур	Max	Offic	Nemarks	
		T _A = + 25°C	3.96	4	4.04			
Clock frequency	F _{CRH}	T _A = 0°C to + 70°C	3.84	4	4.16	MHz	When trimming*1	
		T _A = - 40°C to + 85°C 3.8 4 4.2						
		$T_A = -40^{\circ}C \text{ to } + 85^{\circ}C$	3	4	5		When not trimming	
Frequency stability time	t _{CRWT}	-	-	-	90	μs	*2	

^{*1:} In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming.

Low-speed Internal CR

Parameter	Symbol	Conditions		Value		Unit	Remarks	
	Syllibol	Conditions	Min	Тур	Max	Oilit	Remarks	
Clock frequency	F _{CRL}	-	50	100	150	kHz		

^{*2:} Frequency stable time is time to stable of the frequency of the High-speed CR clock after the trim value is set. After setting the trim value, the period when the frequency stability time passes can use the High-speed CR clock as a source clock.



12.4.4 Operating Conditions of Main and USB PLL (In the case of using main clock for input of PLL

 $(Vcc = 2.7V to 5.5V, Vss = 0V, T_A = -40^{\circ}C to + 105^{\circ}C)$

Parameter	Symbol	Value			Unit	Remarks
raiametei	Syllibol	Min	Тур	Max	Oille	Neillains
PLL oscillation stabilization wait time*1 (LOCK UP time)	t _{LOCK}	100	-	-	μs	
PLL input clock frequency	F _{PLLI}	4	-	16	MHz	
PLL multiple rate	-	13	-	75	multiple	
PLL macro oscillation clock frequency	F _{PLLO}	200	-	300	MHz	
Main PLL clock frequency*2	F _{CLKPLL}	-	1	40	MHz	
USB clock frequency*3	F _{CLKSPLL}	-	-	48	MHz	After the M frequency division


- *1: Time from when the PLL starts operating until the oscillation stabilizes.
- *2: For more information about Main PLL clock (CLKPLL), see "Chapter 2-1: Clock" in "FM3 Family Peripheral Manual".
- *3: For more information about USB clock, see "Chapter 2-2: USB Clock Generation" in "FM3 Family Peripheral Manual Communication Macro Part".

12.4.5 Operating Conditions of Main PLL (In the case of using high-speed internal CR)

Parameter	Symbol	Value			Unit	Remarks
Farameter	Symbol	Min	Тур	Max	Offic	Remarks
PLL oscillation stabilization wait time*1 (LOCK UP time)	t _{LOCK}	100	-	-	μs	
PLL input clock frequency	F _{PLLI}	3.8	4	4.2	MHz	
PLL multiple rate	-	50	-	71	multiple	
PLL macro oscillation clock frequency	F _{PLLO}	190	-	300	MHz	
Main PLL clock frequency*2	F _{CLKPLL}	-	-	42	MHz	

- *1: Time from when the PLL starts operating until the oscillation stabilizes.
- *2: For more information about Main PLL clock (CLKPLL), see "Chapter 2-1: Clock" in "FM3 Family Peripheral Manual".

 When setting PLL multiple rate, please take the accuracy of the built-in high-speed CR clock into account and prevent the master clock from exceeding the maximum frequency.





12.4.6 Reset Input Characteristics

Parameter	Symbol	Pin name	Value Conditions		lue	Unit	Remarks	
T dramotor	 			Min	Max			
Reset input time	t _{INITX}	INITX	-	500	-	ns		

12.4.7 Power-on Reset Timing


 $(Vss = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol Pin		Conditions		Value		Unit	Remarks
Farameter	Syllibol	Name	Conditions	Min	Тур	Max	Oilit	Kemarks
Power supply shut down time	t _{OFF}		-	50	-	-	ms	*1
Power ramp rate	dV/dt	VCC	V _{CC} : 0.2 V to 2.70 V	0.7	-	1000	mV/µs	*2
Time until releasing Power-on reset	t _{PRT}		-	0.66	-	0.89	ms	

^{*1:} Vcc must be held below 0.2 V for a minimum period of toff. Improper initialization may occur if this condition is not met.

Note:

toff must be satisfied. When toff cannot be satisfied, assert external reset (INITX) at power-up and at any brownout event.



Glossary

□ VDH: detection voltage of Low-Voltage detection reset. See 12.7 Low-voltage Detection Characteristics.

^{*2:} This dV/dt characteristic is applied at the power-on of cold start (t_{OFF}>50 ms).




12.4.8 Base Timer Input Timing

Timer input timing

 $(Vcc = 2.7V to 5.5V, Vss = 0V, T_A = -40^{\circ}C to + 105^{\circ}C)$


Parameter	Symbol	Pin name	Conditions	Val	ue	Unit	Remarks
Farameter	Symbol Fin hame	Conditions	Min	Max	Oilit	Nemarks	
Input pulse width	t _{TIWH} t _{TIWL}	TIOAn/TIOBn (when using as ECK, TIN)	-	2t _{CYCP}	-	ns	



Trigger input timing

 $(Vcc = 2.7V to 5.5V, Vss = 0V, T_A = -40^{\circ}C to + 105^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	Val	ue	Unit	Remarks
Farameter				Min	Max	Ollit	iveiliai ka
Input pulse width	t _{TRGH}	TIOAn/TIOBn (when using as TGIN)	-	2t _{CYCP}	-	ns	



Note:

t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see "Block Diagram" in this datasheet.



12.4.9 CSIO/UART Timing


CSIO (SPI = 0, SCINV = 0)


 $(Vcc = 2.7V to 5.5V, Vss = 0V, T_A = -40^{\circ}C to + 105^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Vcc < 4	.5 V	Vcc ≥ 4.5 V		Unit
Faranietei	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
$SCK\downarrow \to SOT$ delay time	t _{SLOVI}	SCKx SOTx		-30	+30	- 20	+ 20	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHI}	SCKx SINx	Master mode	50	-	30	=	ns
$SCK \uparrow \rightarrow SIN$ hold time	t _{SHIXI}	SCKx SINx		0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
$SCK\downarrow \to SOT$ delay time	t _{SLOVE}	SCKx SOTx		-	50	-	30	ns
SIN → SCK ↑ setup time	t _{IVSHE}	SCKx SINx	Slave mode	10	-	10	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t _{SHIXE}	SCKx SINx	1	20	-	20	-	ns
SCK fall time	tF	SCKx	1	-	5	-	5	ns
SCK rise time	tR	SCKx		=	5	-	5	ns

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see "Block Diagram" in this Datasheet.
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance = 30 pF.










CSIO (SPI = 0, SCINV = 1)


 $(Vcc = 2.7V to 5.5V, Vss = 0V, T_A = -40^{\circ}C to + 105^{\circ}C)$

Downwater	Compleal	Pin	Conditions	Vcc < 4.5 V		Vcc ≥	11100:14	
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CYCP}	-	4t _{CYCP}	•	ns
SCK ↑ → SOT delay time	t _{SHOVI}	SCKx SOTx		-30	+30	- 20	+ 20	ns
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLI}	SCKx SINx	Master mode	50	-	30	-	ns
$SCK \downarrow \rightarrow SIN$ hold time	t _{SLIXI}	SCKx SINx		0	-	0	ı	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	ı	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
$SCK \uparrow \to SOT \ delay \ time$	t _{SHOVE}	SCKx SOTx		-	50	-	30	ns
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLE}	SCKx SINx	Slave mode	10	-	10	-	ns
$SCK \downarrow \rightarrow SIN$ hold time	t _{SLIXE}	SCKx SINx		20	-	20	-	ns
SCK fall time	tF	SCKx	1	-	5	-	5	ns
SCK rise time	tR	SCKx		-	5	-	5	ns

- The above characteristics apply to CLK synchronous mode.
- tcycp indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see "Block Diagram" in this Datasheet.
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance = 30 pF.










CSIO (SPI = 1, SCINV = 0)


 $(Vcc = 2.7V to 5.5V, Vss = 0V, T_A = -40^{\circ}C to + 105^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Vcc < 4	.5 V	Vcc ≥ 4.5 V		Unit
raiailletei	Symbol	name	Conditions	Min	Max	Min	Max	Onn
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVI}	SCKx SOTx		-30	+30	- 20	+ 20	ns
SIN → SCK ↓ setup time	t _{IVSLI}	SCKx SINx	Master mode	50	-	30	-	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	t _{SLIXI}	SCKx SINx		0	-	0	-	ns
$SOT \to SCK \downarrow delay \; time$	t _{sovli}	SCKx SOTx		2t _{CYCP} - 30	-	2t _{CYCP} - 30	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVE}	SCKx SOTx		-	50	-	30	ns
SIN → SCK ↓ setup time	t _{IVSLE}	SCKx SINx	Slave mode	10	-	10	-	ns
$SCK \downarrow \rightarrow SIN$ hold time	t _{SLIXE}	SCKx SINx		20	-	20	-	ns
SCK fall time	tF	SCKx	1	-	5	-	5	ns
SCK rise time	tR	SCKx		-	5	-	5	ns

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see "Block Diagram" in this Datasheet.
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance = 30 pF.










CSIO (SPI = 1, SCINV = 1)


 $(Vcc = 2.7V to 5.5V, Vss = 0V, T_A = -40^{\circ}C to + 105^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Vcc < 4	.5 V	Vcc≥	4.5 V	Unit
Parameter	Syllibol	name	Conditions	Min	Max	Min	Max	Offic
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
$SCK\downarrow \to SOT$ delay time	t _{SLOVI}	SCKx SOTx		-30	+30	- 20	+ 20	ns
SIN → SCK ↑ setup time	t _{IVSHI}	SCKx SINx	Master mode	50	-	30	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t _{SHIXI}	SCKx SINx		0	-	0	-	ns
SOT → SCK ↑ delay time	t _{sovн}	SCKx SOTx		2t _{CYCP} - 30	-	2t _{CYCP} - 30	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	t _{SLOVE}	SCKx SOTx		-	50	-	30	ns
SIN → SCK ↑ setup time	t _{IVSHE}	SCKx SINx	Slave mode	10	-	10	-	ns
$SCK \uparrow \rightarrow SIN$ hold time	t _{SHIXE}	SCKx SINx		20	-	20	-	ns
SCK fall time	tF	SCKx		-	5	-	5	ns
SCK rise time	tR	SCKx		-	5	-	5	ns

- The above characteristics apply to CLK synchronous mode.
- tcycp indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see "Block Diagram" in this datasheet.
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance = 30 pF.








UART external clock (EXT = 1)

Banamatan	0	0	N.G.:		1124	D
Parameter	Symbol	Conditions	Min	Max	Unit	Remarks
Serial clock "L" pulse width	t _{SLSH}		t _{CYCP} + 10	-	ns	
Serial clock "H" pulse width	t _{SHSL}	C 20 pF	t _{CYCP} + 10	=	ns	
SCK fall time	tF	$C_L = 30 \text{ pF}$	=	5	ns	
SCK rise time	tR		=	5	ns	





12.4.10 External Input Timing


 $(Vcc = 2.7V to 5.5V, Vss = 0V, T_A = -40^{\circ}C to + 105^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
Farameter	Syllibol	riii iiaiiie	Conditions	Min	Max	o iii	Remarks	
		ADTG		2t _{CYCP} *1		20	A/D converter trigger input	
	t _{INH,}	FRCKx	-	ZICYCP	-	ns	Free-run timer input clock	
Input pulse width		ICxx					Input capture	
Input paloe width	t _{INL}	DTTIxX	=	2t _{CYCP} *1	-	ns	Wave form generator	
		INTxx	*2	2t _{CYCP} + 100*1	-	ns	External interrupt	
		NMIX	*3	500	-	ns	NMI	
		WKUPx	*4	820	-	ns	Deep stand-by wake up	

^{*1:} tcycp indicates the APB bus clock cycle time.

About the APB bus number which A/D converter, Multi-function Timer, External interrupt are connected to, see "Block Diagram" in this Datasheet.

- *2: When in run mode, in sleep mode.
- *3: When in stop mode, in rtc mode, in timer mode.
- *4: When in deep stand-by stop mode, in deep stand-by rtc mode.






12.4.11 Quadrature Position/Revolution Counter timing

 $(Vcc = 2.7V to 5.5V, Vss = 0V, T_A = -40^{\circ}C to + 105^{\circ}C)$


Downwater	Cumbal	,	Va	lue	· ·
Parameter	Symbol	Conditions	Min	Max	Unit
AIN pin "H" width	t _{AHL}	-			
AIN pin "L" width	t _{ALL}	-			
BIN pin "H" width	t _{BHL}	-			
BIN pin "L" width	t _{BLL}	-			
BIN rise time from AIN pin "H" level	t _{AUBU}	PC_Mode2 or PC_Mode3			
AIN fall time from BIN pin "H" level	t _{BUAD}	PC_Mode2 or PC_Mode3			
BIN fall time from AIN pin "L" level	t _{ADBD}	PC_Mode2 or PC_Mode3			
AIN rise time from BIN pin "L" level	t _{BDAU}	PC_Mode2 or PC_Mode3		-	
AIN rise time from BIN pin "H" level	t _{BUAU}	PC_Mode2 or PC_Mode3	2t _{CYCP} *1		ns
BIN fall time from AIN pin "H" level	t _{AUBD}	PC_Mode2 or PC_Mode3			
AIN fall time from BIN pin "L" level	t _{BDAD}	PC_Mode2 or PC_Mode3			
BIN rise time from AIN pin "L" level	t _{ADBU}	PC_Mode2 or PC_Mode3			
ZIN pin "H" width	t _{ZHL}	QCR:CGSC = "0"			
ZIN pin "L" width	t_{ZLL}	QCR:CGSC = "0"			
AIN/BIN rise and fall time from determined ZIN level	t _{ZABE}	QCR:CGSC = "1"			
Determined ZIN level from AIN/BIN rise and fall time	t _{ABEZ}	QCR:CGSC = "1"			


^{*1:} tcycp indicates the APB bus clock cycle time.


About the APB bus number which Quadrature Position/Revolution Counter is connected to, see "Block Diagram" in this Datasheet.













12.4.12 PC Timing

 $(Vcc = 2.7V to 5.5V, Vss = 0V, T_A = -40^{\circ}C to + 105^{\circ}C)$


_ ,		0	Standard	d-mode	Fast-n	node		
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit	Remarks
SCL clock frequency	F _{SCL}		0	100	0	400	kHz	
(Repeated) START condition hold time SDA ↓→ SCL ↓	t _{HDSTA}		4.0	-	0.6	-	μs	
SCLclock "L" width	t _{LOW}		4.7	-	1.3	-	μs	
SCLclock "H" width	t _{HIGH}		4.0	-	0.6	-	μs	
(Repeated) START setup time SCL ↑→ SDA ↓	t _{SUSTA}		4.7	-	0.6	-	μs	
Data hold time SCL ↓→ SDA ↓ ↑	t _{HDDAT}	$C_L = 30pF,$ $R = (Vp/I_{OL})^{*1}$	0	3.45 ^{*2}	0	0.9*3	μs	
Data setup time $SDA \downarrow \uparrow \rightarrow SCL \uparrow$	t _{SUDAT}		250	-	100	-	ns	
STOP condition setup time $SCL \uparrow \rightarrow SDA \uparrow$	t _{SUSTO}		4.0	-	0.6	-	μs	
Bus free time between "STOP condition" and "START condition"	t _{BUF}		4.7	-	1.3	-	μs	
Noise filter	t _{SP}	-	2 t _{CYCP} *4	-	2 t _{CYCP} *4	-	ns	

- *1: R and C represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and Io⊥ indicates Vo∟ guaranteed current.
- *2: The maximum thddat must satisfy that it doesn't extend at least "L" period (tLow) of device's SCL signal.
- *3: Fast-mode I²C bus device can be used on Standard-mode I²C bus system as long as the device satisfies the requirement of "tsudat ≥ 250 ns".
- *4: tcycp is the APB bus clock cycle time.

About the APB bus number that I2C is connected to, see "Block Diagram" in this Datasheet.

To use Standard-mode, set the APB bus clock at 2 MHz or more.

To use Fast-mode, set the APB bus clock at 8 MHz or more.






12.4.13 JTAG Timing

 $(Vcc = 2.7V to 5.5V, Vss = 0V, T_A = -40^{\circ}C to + 105^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	V	alue	Unit	Remarks
Farameter	Syllibol	riii iiaiile	Conditions	Min	Max	Ollit	Remarks
TMS, TDI setup time		TCK,	Vcc ≥ 4.5 V	15			
	t _{JTAGS}	TMS, TDI	Vcc < 4.5 V	15	-	ns	
TMS, TDI hold time		TCK,	Vcc ≥ 4.5 V	15		no	
TIVIS, TDI Hold time	t _{JTAGH}	TMS, TDI	Vcc < 4.5 V	15	-	ns	
TDO delevations		TCK,	Vcc ≥ 4.5 V	-	25		
TDO delay time	t _{JTAGD}	TDO	Vcc < 4.5 V	-	45	ns	

Note:

When the external load capacitance = 30 pF.





12.5 12-bit A/D Converter

Electrical characteristics for the A/D converter

 $(Vcc = AVcc = 2.7V to 5.5V, Vss = AVss = 0V, T_A = -40°C to + 105°C)$

		Pin		Value				
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks	
Resolution	-	-	-	-	12	bit		
Integral nonlinearity	-	-	- 4.5	-	+ 4.5	LSB		
Differential nonlinearity	-	-	-2.5	-	+ 2.5	LSB	AVRH = 2.7 V to 5.5 V	
Zero transition voltage	V_{ZT}	ANxx	- 20	-	+ 20	mV	AVKH = 2.7 V 10 5.5 V	
Full-scale transition voltage	V_{FST}	ANxx	AVRH - 20	-	AVRH + 20	mV		
Conversion time			1.0 ^{*1}	-	=		AVcc ≥ 4.5 V	
Conversion time	-	-	1.2 ^{*1}	-	-	μs	AVcc < 4.5 V	
Sampling time	Ts		*2	-	-	ns	AVcc ≥ 4.5 V	
Sampling time	15	_	*2	-	-	115	AVcc < 4.5 V	
Compare clock cycle*3	Tcck	-	50	-	2000	ns		
State transition time to operation permission	Tstt	-	-	-	1.0	μs		
Analog input capacity	C _{AIN}	-	-	-	12.9	pF		
Analog input registance	D				2	kΩ	AVcc ≥ 4.5 V	
Analog input resistance	R _{AIN}	-	-	-	3.8	K12	AVcc < 4.5 V	
Interchannel disparity	-	-	-	-	4	LSB		
Analog port input leak current	-	ANxx	-	-	5	μA		
Analog input voltage	-	ANxx	AVSS	-	AVRH	V		
Reference voltage	-	AVRH	2.7	-	AVCC	V		

^{*1:} Conversion time is the value of sampling time (Ts) + compare time (Tc).

The condition of the minimum conversion time is the following.

AVcc ≥ 4.5V, HCLK = 40 MHz sampling time: 300 ns, compare time: 700 ns

AVcc < 4.5V, HCLK = 40 MHz sampling time: 500 ns, compare time: 700 ns

Ensure that it satisfies the value of sampling time (Ts) and compare clock cycle (Tcck).

For setting of sampling time and compare clock cycle, see "Chapter 1-1:A/D Converter" in "FM3 Famliy Peripheral Manual Analog Macro Part".

The A/D Converter register is set at APB bus clock timing. The sampling clock and compare clock are set at Base clock (HCLK).


About the APB bus number which the A/D Converter is connected to, see "Block Diagram" in this Datasheet.

*2: A necessary sampling time changes by external impedance.

Ensure that it set the sampling time to satisfy (Equation 1).

*3: Compare time (Tc) is the value of (Equation 2).





(Equation 1) Ts \geq (R_{AIN} + Rext) \times C_{AIN} \times 9

Ts: Sampling time

R_{AIN}: Input resistance of A/D = $2k\Omega$ at $4.5 \text{ V} \leq \text{AV}_{CC} \leq 5.5 \text{ V}$

Input resistance of A/D = $3.8k\Omega$ at $2.7~V \le AV_{CC} \le 4.5~V$

C_{AIN}: Input capacity of A/D = 12.9pF at 2.7 V \leq AV_{CC} \leq 5.5 V

Rext: Output impedance of external circuit

(Equation 2) Tc = Tcck \times 14

Tc: Compare time

Tcck: Compare clock cycle




Definition of 12-bit A/D Converter Terms

■ Resolution: Analog variation that is recognized by an A/D converter.

■Integral nonlinearity: Deviation of the line between the zero-transition point

(0b000000000000 \longleftrightarrow 0b00000000001) and the full-scale transition point (0b11111111110 \longleftrightarrow 0b11111111111) from the actual conversion characteristics.

■ Differential nonlinearity: Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.



Integral nonlinearity of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{ZT}\}}{1LSB}$$
 [LSB]

Differential nonlinearity of digital output N =
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB} - 1 [LSB]$$

$$1LSB = \frac{V_{FST} - V_{ZT}}{4094}$$

N: A/D converter digital output value.

 V_{ZT} : Voltage at which the digital output changes from 0x000 to 0x001. V_{FST}: Voltage at which the digital output changes from 0xFFE to 0xFFF. V_{NT}: Voltage at which the digital output changes from 0x(N - 1) to 0xN.



12.6 USB Characteristics

(Vcc = 2.7V to 5.5V, USBVcc = 3.0V to 3.6V, Vss = 0V, T_A = - 40°C to + 105°C)


	Parameter		Pin	Conditions		Value	Unit	Remarks	
	- arameter	Symbol	name	Conditions	Min	Max	Offic	Remarks	
	Input "H" level voltage	V _{IH}		-	2.0	USBVcc + 0.3	V	*1	
Input	Input "L" level voltage	V _{IL}		-	Vss - 0.3	0.8	V	*1	
charact- eristics	Differential input sensitivity	V_{DI}		-	0.2	-	V	*2	
01101100	Different common mode input voltage	V _{CM}		-	0.8	2.5	V	*2	
	Output "H" level voltage	V _{OH}	LIDDO	External pull- down resistance = 15 kΩ	2.8	3.6	V	*3	
Output	Output "L" level voltage	V _{OL}	UDP0, UDM0	External pull-up resistance = 1.5 kΩ	0.0	0.3	V	*3	
charact-	Crossover voltage	V _{CRS}		-	1.3	2.0	V	*4	
erstics	Rise time	t _{FR}		Full-Speed	4	20	ns	*5	
	Fall time	t _{FF}		Full-Speed	4	20	ns	*5	
	Rise/ fall time matching	t _{FRFM}	1	Full-Speed	90	111.11	%	*5	
	Output impedance	Z_{DRV}		Full-Speed	28	44	Ω	*6	
	Rise time	t_{LR}		Low-Speed	75	300	ns	*7	
	Fall time	t _{LF}		Low-Speed	75	300	ns	*7	
	Rise/ fall time matching	t _{LRFM}		Low-Speed	80	125	%	*7	

^{*1:} The switching threshold voltage of Single-End-Receiver of USB I/O buffer is set as within V_{IL} (Max) = 0.8V, V_{IH} (Min) = 2.0 V (TTL input standard).

There are some hysteresis to lower noise sensitivity.

Differential-Receiver has 200 mV of differential input sensitivity when the differential data input is within 0.8 V to 2.5 V to the local ground reference level.


Above voltage range is the common mode input voltage range.




^{*2:} Use differential-Receiver to receive USB differential data signal.



- *3: The output drive capability of the driver is below 0.3 V at Low-State (V_{OL}) (to 3.6 V and 1.5 k Ω load), and 2.8 V or above (to the VSS and 1.5 k Ω load) at High-State (V_{OH}).
- *4: The cross voltage of the external differential output signal (D + /D) of USB I/O buffer is within 1.3 V to 2.0 V.



*5: They indicate rise time (Trise) and fall time (Tfall) of the full-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage. For full-speed buffer, Tr/Tf ratio is regulated as within ± 10% to minimize RFI emission.







*6: USB Full-speed connection is performed via twist pair cable shield with $90\Omega \pm 15\%$ characteristic impedance (Differential Mode).

USB standard defines that output impedance of USB driver must be in range from 28Ω to 44Ω . So, discrete series resistor (Rs) addition is defined in order to satisfy the above definition and keep balance.

When using this USB I/O, use it with 25Ω to 30Ω (recommendation value 27Ω) Series resistor Rs.




*7: They indicate rise time (Trise) and fall time (Tfall) of the low-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage.




See Figure "Low-Speed Load (Compliance Load)" for conditions of external load.




Low-Speed Load (Upstream Port Load) - Reference 1



Low-Speed Load (Downstream Port Load) - Reference 2



Low-Speed Load (Compliance Load)





12.7 Low-voltage Detection Characteristics

12.7.1 Low-voltage Detection Reset

 $(T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

				Value			
Parameter	Symbol	Conditions	Min	Min Typ Max		Unit	Remarks
Detected voltage	VDL	-	2.25	2.45	2.65	V	When voltage drops
Released voltage	VDH	-	2.30	2.50	2.70	V	When voltage rises

12.7.2 Interrupt of Low-voltage Detection

 $(T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

		Value		ie			
Parameter	Parameter Symbol Con-	Conditions	Min	Тур	Max	Unit	Remarks
Detected voltage	VDL	SVHI = 0000	2.58	2.8	3.02	V	When voltage drops
Released voltage	VDH	3VHI = 0000	2.67	2.9	3.13	V	When voltage rises
Detected voltage	VDL	SVHI = 0001	2.76	3.0	3.24	V	When voltage drops
Released voltage	VDH	3VHI = 0001	2.85	3.1	3.34	V	When voltage rises
Detected voltage	VDL	SVHI = 0010	2.94	3.2	3.45	V	When voltage drops
Released voltage	VDH	3VHI = 0010	3.04	3.3	3.56	V	When voltage rises
Detected voltage	VDL	SVHI = 0011	3.31	3.6	3.88	V	When voltage drops
Released voltage	VDH		3.40	3.7	3.99	V	When voltage rises
Detected voltage	VDL	SVHI = 0100	3.40	3.7	3.99	V	When voltage drops
Released voltage	VDH	3VHI = 0100	3.50	3.8	4.10	V	When voltage rises
Detected voltage	VDL	SVHI = 0111	3.68	4.0	4.32	V	When voltage drops
Released voltage	VDH	3VHI = 0111	3.77	4.1	4.42	V	When voltage rises
Detected voltage	VDL	SVHI = 1000	3.77	4.1	4.42	V	When voltage drops
Released voltage	VDH	3VHI = 1000	3.86	4.2	4.53	V	When voltage rises
Detected voltage	VDL	CV/III 4004	3.86	4.2	4.53	V	When voltage drops
Released voltage	VDH	SVHI = 1001	3.96	4.3	4.64	V	When voltage rises
LVD stabilization wait time	T_{LVDW}	-	-	-	2240 × tcycp*1	μs	

^{*1:} tcycp indicates the APB2 bus clock cycle time.



12.8 MainFlash Memory Write/Erase Characteristics

12.8.1 Write / Erase time

 $(Vcc = 2.7V to 5.5V, T_A = -40^{\circ}C to + 105^{\circ}C)$

Parameter		Value		Unit	Remarks
Fala	Parameter		Max*1	Offic	Remarks
Sector erase time	Large Sector	0.7	3.7	s	Includes write time prior to internal erase
Sector erase time	Small Sector	0.3	1.1	5	includes write time prior to internal erase
Half word (16-bit) write time		12	384	μs	Not including system-level overhead time
Chip erase time		3.8	16.2	S	Includes write time prior to internal erase

^{*1:} The typical value is immediately after shipment, the maximam value is guarantee value under 100,000 cycle of erase/write.

12.8.2 Erase/write cycles and data hold time

Erase/write cycles (cycle)	Data hold time (year)
1,000	20 ^{*1}
10,000	10 ^{*1}
100,000	5 ^{*1}

^{*1:} At average + 85°C

12.9 WorkFlash Memory Write/Erase Characteristics

12.9.1 Write / Erase time

 $(Vcc = 2.7V to 5.5V, T_A = -40^{\circ}C to + 105^{\circ}C)$

Parameter	Value		Unit	Remarks
raiametei	Typ*1	Max*1	Oilit	Remarks
Sector erase time	0.3	1.5	S	Includes write time prior to internal erase
Half word (16-bit) write time	20	384	μs	Not including system-level overhead time
Chip erase time	1.2	6	s	Includes write time prior to internal erase

^{*1:} The typical value is immediately after shipment, the maximam value is guarantee value under 10,000 cycle of erase/write.

12.9.2 Erase/write cycles and data hold time

Erase/write cycles (cycle)	Data hold time (year)
1,000	20*1
10,000	10* ¹

^{*1:} At average + 85°C



12.10Return Time from Low-Power Consumption Mode

12.10.1 Return Factor: Interrupt/WKUP

The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.


Return Count Time

 $(V_{CC} = 2.7V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Va	lue	Unit	Remarks
		Тур	Max*1	Oilit	
SLEEP mode		to	/cc	ns	
High-speed CR TIMER mode, Main TIMER mode, PLL TIMER mode		40	80	μs	
Low-speed CR TIMER mode	Ticnt	370	740	μs	
Sub TIMER mode	-	699	929	μs	
STOP mode		505	834	μs	

^{*1:} The maximum value depends on the accuracy of built-in CR.


Operation example of return from Low-Power consumption mode (by external interrupt*1)



^{*1:} External interrupt is set to detecting fall edge.



Operation example of return from Low-Power consumption mode (by internal resource interrupt*1)



^{*1:} Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

Notes:

- The return factor is different in each Low-Power consumption modes.
- See "Chapter 6: Low Power Consumption Mode" and "Operations of Standby Modes" in FM3 Family Peripheral Manual about the return factor from Low-Power consumption mode.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "Chapter 6: Low Power Consumption Mode" in "FM3 Family Peripheral Manual".



12.10.2 Return Factor: Reset

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.


Return Count Time

 $(V_{CC} = 2.7V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Danamatan.	0	Va	lue	11.24	
Parameter	Symbol	Тур	Max*1	Unit	Remarks
SLEEP mode		365	554	μs	
High-speed CR TIMER mode, Main TIMER mode, PLL TIMER mode		365	554	μs	
Low-speed CR TIMER mode	Trcnt	555	934	μs	
Sub TIMER mode		608	976	μs	
STOP mode		475	774	μs	


^{*1:} The maximum value depends on the accuracy of built-in CR.

Operation example of return from Low-Power consumption mode (by INITX)





Operation example of return from low power consumption mode (by internal resource reset*1)



^{*1:} Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.

Notes:

- The return factor is different in each Low-Power consumption modes.
 See "Chapter 6: Low Power Consumption Mode" and "Operations of Standby Modes" in FM3 Family Peripheral Manual.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "Chapter 6: Low Power Consumption Mode" in "FM3 Family Peripheral Manual".
- The time during the power-on reset/low-voltage detection reset is excluded. See "(6) Power-on Reset Timing in 4. AC
 Characteristics in Electrical Characteristics" for the detailon the time during the power-on reset/low -voltage detection
 reset.
- When in recovery from reset, CPU changes to the high-speed CR run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the main PLL clock stabilization wait time.
- The internal resource reset means the watchdog reset and the CSV reset.




13. Ordering Information

Part number	On-chip Flash memory	On-chip SRAM	Package	Packing
MB9AF311KPMC-G-JNE2	Main: 64 Kbyte Work: 32 Kbyte	16 Kbyte	Plastic LQFP	
MB9AF312KPMC-G-JNE2	Main: 128 Kbyte Work: 32 Kbyte	16 Kbyte	48-pin (0.5 mm pitch), (LQA048)	
MB9AF311KPMC1-G-JNE2	Main: 64 Kbyte Work: 32 Kbyte	16 Kbyte	Plastic LQFP	Trav
MB9AF312KPMC1-G-JNE2	Main: 128 Kbyte Work: 32 Kbyte	16 Kbyte	52-pin (0.65 mm pitch), (LQC052)	Tray
MB9AF311KQN-G-AVE2	Main: 64 Kbyte Work: 32 Kbyte	16 Kbyte	Plastic QFN	
MB9AF312KQN-G-AVE2	Main: 128 Kbyte Work: 32 Kbyte	16 Kbyte	48-pin (0.5 mm pitch), (VNA048)	



14. Package Dimensions

Package Type	Package Code		
LQFP 48pin (0.5mm pitch)	LQA048		



SYMBOL	DIN	10I2NAN	NS	
STIVIBUL	MIN.	NOM.	MAX.	
Α	_	_	1.70	
A1	0.00	_	0.20	
b	0.15	_	0.27	
С	0.09	_	0.20	
D	9.00 BSC			
D1	7.00 BSC			
е	0.50 BSC			
E	9.00 BSC			
E1	7	.00 BSC		
L	0.45	0.60	0.75	
L1	0.30	0.50	0.70	
θ	0°		8°	

NOTES

1. ALL DIMENSIONS ARE IN MILLIMETERS.

⚠ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.

⚠ DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.

TO BE DETERMINED AT SEATING PLANE C.

⚠ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.

⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.

REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.

⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.

⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.


1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-13731 **

PACKAGE OUTLINE, 48 LEAD LQFP 7.0X7.0X1.7 MM LQA048 REV**



Package Type	Package Code		
QFN 48pin (0.5mm pitch)	VNA048		



SYMBOL	DIMENSIONS		
STIVIBUL	MIN.	NOM.	MAX.
Α	—	—	0.90
A1	0.00		0.05
D	7.00 BSC		
E	7.00 BSC		
b	0.20	0.25	0.30
D2	5.50 BSC		
E 2	5.50 BSC		
е	0.50 BSC		
R	0.20 REF		
L	0.35	0.40	0.45

NOTE


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCINC CONFORMS TO ASME Y14.5-1994.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- ⚠ DIMENSION "b" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP.IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL. THE DIMENSION "b"SHOULD NOT BE MEASURED IN THAT RADIUS AREA
- AND REFER TO THE NUMBER OF TERMINALS ON D OR E SIDE.
- 6. MAX. PACKAGE WARPAGE IS 0.05mm.
- 7. MAXIMUM ALLOWABLE BURRS IS 0.076mm IN ALL DIRECTIONS.
- ⚠PIN #1 ID ON TOP WILL BE LOCATED WITHIN INDICATED ZONE.
- ⚠BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 10. JEDEC SPEC IFICATIONNO . REF: N/A

002-15528 **

PACKAGE OUTLINE, 48 LEAD QFN
7.0X7.0X0.9 MMVNA048 5.5X5.5 MMEPAD (SAWN) REV**



Package Type	Package Code	
LQFP 52pin (0.65mm pitch)	LQC052	



SYMBOL	DIMENSION		
STIVIBUL	MIN.	NOM.	MAX.
Α			1.70
A1	0.00		0.20
b	0.265	0.30	0.365
С	0.09		0.20
D	12	2.00 BSC	;
D1	10	0.00 BSC)
e	C	.65 BSC	
E	12	2.00 BSC	;
E1	10	0.00 BSC	;
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°		8°

NOTES

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- △DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ADATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- ⚠ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION, THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

PACKAGE OUTLINE, 52 LEAD LQFP 10.0X10.0X1.7 MM LQC052 REV**

002-13880 **



15. Major Changes

Spansion Publication Number: DS706-00029

Page	Section	Change Results
		Change Results
Revision -	-	PRELIMINARY → Datasheet
7	Product lineup • function	Added the pin count.
8	Packages	Revised from "Planning".
23	I/O Circuit Type	Corrected the following description to "TypeB". Digital output → Digital input
34	Block Diagram	Corrected the following description. · AHB (Max 40MHz) → AHB (Max 42MHz) · APB0 (Max 40MHz) → APB0 (Max 42MHz) · APB1 (Max 40MHz) → APB1 (Max 42MHz) · APB2 (Max 40MHz) → APB2 (Max 42MHz)
45, 46	Electrical Characteristics 3. DC Characteristics (1) Current Rating	$\label{eq:corrected} \begin{array}{l} \cdot \text{ Revised the value of "TBD".} \\ \cdot \text{ Corrected the value.} \\ - \text{ "Power supply current (I_{CCR})"} \\ \qquad \qquad$
61	(9) External Input Timing	Revised the value of "TBD".
66	12-bit A/D Converter Electrical characteristics for the A/D converter	 Deleted"(Preliminary value)". Corrected the value of "Compare clock cycle". Max: 10000 → 2000
74	8. MainFlash Memory Write/Erase Characteristics Erase/write cycles and data hold time 9. WorkFlash Memory Write/Erase Characteristics Erase/write cycles and data hold time	Deleted"(targeted value)".
Revision '	-	Company name and layout design change
Revision 2		Company hame and layout design change
2	Features USB Interface	Added the description of PLL for USB
25	I/O Circuit Type	Added the description of I ² C to the type of E and F
25, 26	I/O Circuit Type	Added about +B input
32	Handling Devices	Added "Stabilizing power supply voltage"
32	Handling Devices Crystal oscillator circuit	Added the following description "Evaluate oscillation of your using crystal oscillator by your mount board."
33	Handling Devices C Pin	Changed the description
35	Block Diagram	Modified the block diagram
36	Memory Map · Memory map(1)	Modified the area of "Extarnal Device Area"
37	Memory Map · Memory map(2)	Added the summary of Flash memory sector and the note
44, 45	Electrical Characteristics 1. Absolute Maximum Ratings	Added the Clamp maximum current Added the output current of P80 and P81 Added about +B input
46	Electrical Characteristics 2. Recommended Operation Conditions	Modified the minimum value of Analog reference voltage Added Smoothing capacitor Added the note about less than the minimum power supply voltage
47-49	Electrical Characteristics 3. DC Characteristics (1) Current rating	Changed the table format Added Main TIMER mode current Added Flash Memory Current Moved A/D Converter Current



Page	Section	Change Results
52	Electrical Characteristics 4. AC Characteristics (1) Main Clock Input Characteristics	Added Master clock at Ingernal operating clock frequency
53	Electrical Characteristics 4. AC Characteristics (3) Built-in CR Oscillation Characteristics	Added Frequency stability time at Built-in high-speed CR
54	Electrical Characteristics 4. AC Characteristics (4-1) Operating Conditions of Main and USB PLL (4-2) Operating Conditions of Main PLL	Added Main PLL clock frequency Added USB clock frequency Added the figure of Main PLL connection and USB PLL connection
55	Electrical Characteristics 4. AC Characteristics (6) Power-on Reset Timing	Added Time until releasing Power-on reset Changed the figure of timing
57-64	Electrical Characteristics 4. AC Characteristics (7) CSIO/UART Timing	Modified from UART Timing to CSIO/UART Timing Changed from Internal shift clock operation to Master mode Changed from External shift clock operation to Slave mode
70	Electrical Characteristics 5. 12bit A/D Converter	Added the typical value of Integral Nonlinearity, Differential Nonlinearity, Zero transition voltage and Full-scale transition voltage Added Conversion time at AVcc < 4.5V Modified Stage transition time to operation permission Modified the minimum value of Reference voltage
79-82	Electrical Characteristics 9. Return Time from Low-Power Consumption Mode	Added Return Time from Low-Power Consumption Mode
83	Ordering Information	Changed the description of part number

NOTE: Please see "Document History" about later revised information.



Document History

Document Title: MB9A310K Series 32-bit ARM® Cortex®-M3, FM3 Microcontroller

Document Number: 002-05625

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	тоуо	02/20/2015	Migrated to Cypress and assigned document number 002-05625. No change to document contents or format.
*A	5232740	TOYO	04/21/2016	Updated to Cypress format.
*B	5561750	YSKA	03/22/2017	Corrected "USB Function" to "USB Device" in the following chapters. Features 1. Product Lineup 4. List of Pin Functions Changed an explanation from "from 01 to 99" to "from 00 to 99" in Real-Time Clock (RTC) (Page 3) of Features, and Deleted "Second/A day of the week" of interrupt function. Changed package code as the following in chapter: 2. Packages 3. Pin Assignment 13. Ordering Information 14. Package Dimensions. FTP-48P-M49 -> LQA048, LCC-48P-M73 -> VNA048, FPT-52P-M02 -> LQC052 Corrected "J-TAG" to "JTAG" in 4. List of Pin Functions. Added Note for JTAG pin in 4. List of Pin Functions. Changed remark [1] to "When all ports are input and are fixed at "0"." in 12.3.1 Current Rating. Changed Parameter "Power supply rising time (tvccR)" to "Power ramp rate (dV/dt)" in 12.4.7 Power-on Reset Timing, Changed the minimum to 0.7mV/µs, Changed the maximum to 1000mV/µs, and Added remarks and note. Corrected "Analog port input current" to "Analog port input leak current" in 12.5 12-bit A/D Converter. Added the Baud rate spec in "12.4.9 CSIO/UART Timing"(Page 54, 56, 58, 60)



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic **Touch Sensing** cypress.com/touch **USB Controllers** cypress.com/usb Wireless/RF cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.

All other trademarks or registered trademarks referenced herein are the property of their respective owners.

© Cypress Semiconductor Corporation, 2012-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software is observed with Cypress hardware products, only internally within your organization, and (b) to distribute the Software is observed with Cypress hardware product sonly internally within your organization, and (b) to distribute the Software is observed by the Software (a) for Software (a) for

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-05625 Rev.*B March 22, 2017 Page 87 of 87

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for ARM Microcontrollers - MCU category:

Click to view products by Cypress manufacturer:

Other Similar products are found below:

R7FS3A77C2A01CLK#AC1 MB96F119RBPMC-GSE1 MB9BF122LPMC1-G-JNE2 MB9BF122LPMC-G-JNE2 MB9BF128SAPMC-GE2
MB9BF218TBGL-GE1 MB9BF529TBGL-GE1 26-21/R6C-AT1V2B/CT 5962-8506403MQA MB9AF342MAPMC-G-JNE2
MB96F001YBPMC1-GSE1 MB9BF121KPMC-G-JNE2 VA10800-D000003PCA CP8547AT CY9AF156NPMC-G-JNE2
MB9BF104NAPMC-G-JNE1 NHS3152UK/A1Z MK26FN2M0CAC18R EFM32TG230F32-D-QFN64 EFM32TG232F32-D-QFP64
EFM32TG825F32-D-BGA48 MB9AFB44NBBGL-GE1 MB9BF304RBPMC-G-JNE2 MB9BF416RPMC-G-JNE2 MB9AF155MABGL-GE1
MB9BF306RBPMC-G-JNE2 MB9BF618TBGL-GE1 ATSAMS70N21A-CN LPC1754FBD80 STM32F030K6T6TR AT91M42800A-33AU
ATSAM3N0AA-MU ATSAM3N0CA-CU ATSAM3SD8BA-MU ATSAM4LC2BA-UUR ATSAM4LS2AA-MU ADuC7023BCPZ62I-R7
ATSAM4LS4CA-CFU ADUCM3027BCPZ-R7 ADUCM3027BCPZ-RL ADUCM3029BCPZ-R7 LPC2141FBD64.151 CEC1702Q-B1-SX
ADUC7020BCPZ62IRL7 TMS5701114CZWTQQ1 TM4C123AE6PMIR S6E2H14G0AGV20000 ATSAMD20J15B-AU ATSAMD20J16B-MN ATSAMV71N20B-CB