



**Please note that Cypress is an Infineon Technologies Company.**

The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

**Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

**Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

## General Description

The Cypress S70GL02GT 2-Gigabit MirrorBit® Flash memory device is fabricated on 45-nm MirrorBit® Eclipse™ process technology. This device offers a fast page access time of 25 ns with a corresponding random access time of 110 ns. It features a Write Buffer that allows a maximum of 256 words/512 bytes to be programmed in one operation, resulting in faster effective programming time than standard single byte/word programming algorithms. This makes the device an ideal product for today's embedded applications that require higher density, better performance and lower power consumption.

This document contains information for the S70GL02GT device, which is a dual-die stack of two S29GL01GT dies.

For detailed specifications, refer to the discrete die datasheet provided in the below table.

| Document                       | Cypress Document Number |
|--------------------------------|-------------------------|
| S29GL01GT, S29GL512T Datasheet | 002-00247               |

## Distinctive Characteristics

- CMOS 3.0-V Core with Versatile I/O™
- Two 1024 Megabit (S29GL01GT) in a single 64-ball fortified-BGA package (see the [S29GL01GT datasheet](#) for full specifications)
- 45 nm MirrorBit Eclipse process technology
- Single supply ( $V_{CC}$ ) for read/program/erase (2.7 V to 3.6 V)
- Versatile I/O feature
  - Wide I/O voltage ( $V_{IO}$ ): 1.65 V to  $V_{CC}$
- ×8 and ×16 data bus
- 16-word/32-byte page read buffer
- 512-byte programming buffer
  - Programming in page multiples, up to a maximum of 512 bytes
- Sector erase
  - Uniform 128-KB sectors
  - S70GL02GT: 2048 sectors
- Suspend and Resume commands for Program and Erase operations
- Status Register, Data Polling, and Ready/Busy pin methods to determine device status
- Advanced Sector Protection (ASP)
  - Volatile and nonvolatile protection methods for each sector
- Separate 1024-byte One Time Program (OTP) array with two lockable regions
  - Each device supports Common Flash Interface (CFI)
- WP# input
  - Protects the last sector of the device, regardless of sector protection settings
- Temperature range/grade
  - Industrial (–40 °C to +85 °C)
  - Industrial Plus (–40 °C to +105 °C)
  - Automotive, AEC-Q100 Grade 3 (–40 °C to +85 °C)
  - Automotive, AEC-Q100 Grade 2 (–40 °C to +105 °C)
- 100,000 Program-Erase cycles
- 20-year data retention
- Packaging options
  - 64-ball LSH fortified BGA, 13 mm × 11 mm

## Performance Characteristics

### Max Read Access Times (ns)

| Parameter                       | 2 Gb                             |     |
|---------------------------------|----------------------------------|-----|
|                                 | Random Access Time ( $t_{ACC}$ ) | 110 |
| Page Access Time ( $t_{PACC}$ ) | 20                               | 30  |
| CE# Access Time ( $t_{CE}$ )    | 110                              | 120 |
| OE# Access Time ( $t_{OE}$ )    | 25                               | 35  |

**Note**

Access times are dependent on  $V_{IO}$  operating ranges. See [Ordering Information on page 4](#) for further details.

### Typical Program and Erase Rates

| Operation                      | -40 °C to +85 °C | -40 °C to +105 °C |
|--------------------------------|------------------|-------------------|
| Buffer Programming (512 bytes) | 1.114 MBps       | 1.14 MBps         |
| Sector Erase (128 KB)          | 245 KBps         | 245 KBps          |

### Maximum Current Consumption

| Operation                   | -40 °C to +85 °C | -40 °C to +105 °C |
|-----------------------------|------------------|-------------------|
| Active Read at 5 MHz, 30 pF | 60 mA            | 60 mA             |
| Program                     | 100 mA           | 100 mA            |
| Erase                       | 100 mA           | 100 mA            |
| Standby                     | 200 $\mu$ A      | 400 $\mu$ A       |

## Contents

|  |    |  |           |
|--|----|--|-----------|
| <b>1. Ordering Information</b> .....                             | 4  | <b>9. Data Integrity</b> .....   | 13        |
| 1.1 Recommended Combinations .....                               | 4  | 9.1 Erase Endurance .....  | 13        |
| <b>2. Input/Output Descriptions and Logic Symbol</b> .....       | 6  | 9.2 Data Retention .....   | 13        |
| <b>3. Block Diagram</b> .....                                    | 7  | <b>10. Device ID and Common Flash Interface (ID-CFI) ASO Map</b> ..... | 14        |
| 3.1 Special Handling Instructions for BGA Package .....          | 8  | <b>11. Other Resources</b> .....                                       | 20        |
| 3.2 LSH064 — 64 ball Fortified Ball Grid Array, 13 x 11 mm ..... | 9  | 11.1 Cypress Flash Memory Roadmap .....                                | 20        |
| <b>4. Memory Map</b> .....                                       | 10 | 11.2 Links to Software .....   | 20        |
| <b>5. Autoselect</b> .....                                       | 10 | 11.3 Links to Application Notes .....                                  | 20        |
| <b>6. DC Characteristics</b> .....                               | 11 | <b>12. Revision History</b> .....                                      | 21        |
| <b>7. BGA Package Capacitance</b> .....                          | 13 | <b>Document History Page</b> .....                                     | <b>21</b> |
| <b>8. Thermal Resistance</b> .....                               | 13 | <b>Sales, Solutions, and Legal Information</b> .....                   | <b>22</b> |
|  |    | Worldwide Sales and Design Support .....                               | 22        |
|  |    | Products .....   | 22        |
|  |    | PSoC® Solutions .....  | 22        |
|  |    | Cypress Developer Community .....                                      | 22        |
|  |    | Technical Support .....  | 22        |

# 1. Ordering Information

## 1.1 Recommended Combinations

Table 1 lists various configurations planned to be available in volume. This table will be updated when new combinations are released. Check with your local sales representative to confirm availability of specific configurations not listed here or to check on newly released combinations.

### Valid Combinations Standard Grade

Table 1. S29GL-T Valid Combinations

| Base OPN  | Speed (ns) | Package and Temperature      | Model Number | Packing Type        | Ordering Part Number (x = Packing Type)                     |
|-----------|------------|------------------------------|--------------|---------------------|---|
| S70GL02GT | 110        | FHI, FHV, FAI <sup>[1]</sup> | 01           | 0, 3 <sup>[2]</sup> | S70GL02GT11FHI01x<br>S70GL02GT11FHV01x<br>S70GL02GT11FAI01x |
|           |            |                              | 02           |                     | S70GL02GT11FHI02x<br>S70GL02GT11FAI02x<br>S70GL02GT11FHV02x |
|           |            |                              | 03           |                     | S70GL02GT11FAI03x   |
|           |            |                              | 04           |                     | S70GL02GT11FAI04x   |
|           |            |                              | V1           |                     | S70GL02GT12FHIV1x<br>S70GL02GT12FHV1x                       |
|           | 120        |                              | V2           |                     | S70GL02GT12FHIV2x<br>S70GL02GT12FHV2x                       |

**Notes**

1. BGA package marking omits leading "S70" and packing type designator from ordering part number.
2. Packing Type "0" is standard option.

### Valid Combinations — Automotive Grade / AEC-Q100

Table 2 lists configurations that are Automotive Grade/AEC-Q100 qualified and are planned to be available in volume. This table will be updated when new combinations are released. Consult your local sales representative to confirm availability of specific combinations and to check on newly released combinations.

Production Part Approval Process (PPAP) support is only provided for AEC-Q100 grade products.

Products to be used in end-use applications that require ISO/TS-16949 compliance must be AEC-Q100 grade products in combination with PPAP. Non-AEC-Q100 grade products are not manufactured or documented in full compliance with ISO/TS-16949 requirements. AEC-Q100 grade products are also offered without PPAP support for end-use applications that do not require ISO/TS-16949 compliance.


Table 2. S29GL-T Valid Combinations

| Base OPN  | Speed (ns) | Package and Temperature | Model Number | Packing Type        | Ordering Part Number (x = Packing Type) |
|-----------|------------|-------------------------|--------------|---------------------|---|
| S70GL02GT | 110        | FHA, FHB <sup>[3]</sup> | 01           | 0, 3 <sup>[4]</sup> | S70GL02GT11FHA01x<br>S70GL02GT11FHB01x  |
|           |            |                         | 02           |                     | S70GL02GT11FHA02x<br>S70GL02GT11FHB02x  |
|           |            |                         | V1           |                     | S70GL02GT12FHAV1x<br>S70GL02GT12FHBV1x  |
|           | 120        |                         | V2           |                     | S70GL02GT12FHAV2x<br>S70GL02GT12FHBV2x  |

**Notes**

3. BGA package marking omits leading "S70" and packing type designator from ordering part number.
4. Packing Type "0" is standard option.

The ordering part number is formed by a valid combination of the following:



## 2. Input/Output Descriptions and Logic Symbol


Table 3 identifies the input and output package connections provided on the device.

**Table 3. Input/Output Descriptions**

| Symbol   | Type                | Description   |
|----------|---------------------|---|
| DQ14–DQ0 | I/O                 | Data inputs and outputs.  |
| DQ15/A-1 | Input/Output        | DQ15: Data inputs and outputs.<br>A-1: LSB address input in byte mode.  |
| CE#      | Input               | Chip Enable. At $V_{IL}$ , selects the device for data transfer with the host memory controller.  |
| OE#      | Input               | Output Enable. At $V_{IL}$ , causes outputs to be actively driven. At $V_{IH}$ , causes outputs to be high impedance (High-Z).  |
| WE#      | Input               | Write Enable. At $V_{IL}$ , indicates data transfer from the host to device. At $V_{IH}$ , indicates data transfer is from the device to host.  |
| A26-A0   | Input               | Address lines for S29GL02GT.  |
| $V_{CC}$ | Supply              | Core power supply.  |
| $V_{IO}$ | Supply              | Versatile I/O power supply.   |
| $V_{SS}$ | Supply              | Power supplies ground.  |
| RY/BY#   | Output — open drain | Ready/Busy. Indicates whether an Embedded Algorithm is in progress or complete. At $V_{IL}$ , the device is actively engaged in an embedded algorithm such as erasing or programming. At High-Z, the device is ready for read or a new command write — requires an external pull-up resistor to detect the High-Z state. Multiple devices may have their RY/BY# outputs tied together to detect when all devices are ready. |
| BYTE#    | Input               | Selects data bus width. At $V_{IL}$ , the device is in byte configuration and data I/O pins DQ7–DQ0 are active and DQ15/A-1 becomes the LSB address input. At $V_{IH}$ , the device is in word configuration and data I/O pins DQ15–DQ0 are active.   |
| RESET#   | Input               | Hardware Reset. At $V_{IL}$ , causes the device to reset control logic to its standby state, ready for reading array data.  |
| WP#      | Input               | Write Protect. At $V_{IL}$ , disables program and erase functions in the highest address 64-kword (128-KB) sector of the device. At $V_{IH}$ , the sector is not protected. WP# has an internal pull-up; When unconnected WP# is at $V_{IH}$ .  |
| NC       | No Connect          | Not Connected internally. The pin/ball location may be used in the printed circuit board (PCB) as part of a routing channel.  |
| DNU      | Reserved            | Do Not Use. Reserved for use by Cypress. The pin/ball is connected internally. The input has an internal pull-down resistance to $V_{SS}$ . The pin/ball can be left open or tied to $V_{SS}$ on the PCB.   |
| RFU      | No Connect          | Reserved for Future Use. Not currently connected internally but the pin/ball location should be left unconnected and unused by the PCB routing channel for future compatibility. The pin/ball may be used by a signal in the future.  |

### 3. Block Diagram

Figure 1. Block Diagram for 2 x GL01GT (Highest Address Sector Protected)






### 3.1 Special Handling Instructions for BGA Package

Special handling is required for flash memory products in BGA packages.

Flash memory devices in BGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150 °C for prolonged periods of time.

**Figure 2. 64-ball Fortified Ball Grid Array**

Top View, Balls Facing Down




**Notes**

- 5. Ball E1, Do Not Use (DNU), a device internal signal is connected to the package connector. The connector may be used by Cypress for test or other purposes and is not intended for connection to any host system signal. Do not use these connections for PCB Signal routing channels. Though not recommended, the ball can be connected to V<sub>CC</sub> or V<sub>SS</sub> through a series resistor.
- 6. Balls C1, D1, E1, G1: Reserved for Future Use (RFU).
- 7. Balls A1, A8, H1, H8: No Connect (NC).

### 3.2 LSH064 — 64 ball Fortified Ball Grid Array, 13 x 11 mm

Figure 3. LSH064—64-ball Fortified Ball Grid Array (FBGA), 13 x 11 mm



| SYMBOL | DIMENSIONS |      |      |
|--------|------------|------|------|
|        | MIN.       | NOM. | MAX. |
| A      | -          | -    | 1.40 |
| A1     | 0.40       | -    | -    |
| D      | 13.00 BSC  |      |      |
| E      | 11.00 BSC  |      |      |
| D1     | 7.00 BSC   |      |      |
| E1     | 7.00 BSC   |      |      |
| MD     | 8          |      |      |
| ME     | 8          |      |      |
| N      | 64         |      |      |
| ∅ b    | 0.50       | 0.60 | 0.70 |
| eD     | 1.00 BSC   |      |      |
| eE     | 1.00 BSC   |      |      |
| SD     | 0.50 BSC   |      |      |
| SE     | 0.50 BSC   |      |      |

NOTES:

- ALL DIMENSIONS ARE IN MILLIMETERS.
  - SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
  - "e" REPRESENTS THE SOLDER BALL GRID PITCH.
  - SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- △ DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- △ "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0. WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- △ A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS.

002-13243 \*\*

## 4. Memory Map

The S70GL02GT consist of uniform 64 kword (128-KB) sectors organized as shown in [Table 4](#).

**Table 4. S70GL02GT Sector and Memory Address Map**

| Uniform Sector Size | Sector Count | Sector Range | Address Range (16-bit) | Notes                   |
|---------------------|--------------|--------------|------------------------|-------------------------|
| 64 kword/128 KB     | 2048         | SA00         | 0000000h–000FFFFh      | Sector Starting Address |
|                     |              | :            | :                      |                         |
|                     |              | SA2047       | 7FF0000H–7FFFFFFFh     | Sector Ending Address   |

**Note**

8. This table has been condensed to show sector-related information for an entire device on a single page. Sectors and their address ranges that are not explicitly listed (such as SA001-SA2046) have sector starting and ending addresses that form the same pattern as all other sectors of that size. For example, all 128 KB sectors have the pattern xxx0000h-xxxFFFFh.

## 5. Autoselect

[Table 5](#) provides the device identification codes for S70GL02GT. For more information on the autoselect function, refer to the S29GL-S datasheet (Cypress publication number 002-00247).

**Table 5. Autoselect Addresses in System**

| Description           | Address      | Read Data (word/byte mode)  |
|-----------------------|--------------|---|
| Manufacturer ID       | (Base) + 00h | 0001h   |
| Device ID, Word 1     | (Base) + 01h | 227Eh   |
| Device ID, Word 2     | (Base) + 0Eh | 2248h   |
| Device ID, Word 3     | (Base) + 0Fh | 2201h   |
| Secure Device Verify  | (Base) + 03h | For S70GL02GT highest address sector protect:<br>XX3Fh = Not Factory Locked<br>XXBFh = Factory Locked |
| Sector Protect Verify | (SA) + 02h   | xx01h/01h = Locked, xx00h/00h = Unlocked  |

## 6. DC Characteristics

**Table 6. DC Characteristics (–40°C to +85°C)**

| Parameter        | Description   | Test Conditions   |            | Min | Typ <sup>[10]</sup> | Max  | Unit |
|------------------|---|---|------------|-----|---------------------|------|------|
| I <sub>LI</sub>  | Input load current  | V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub> , V <sub>CC</sub> = V <sub>CC</sub> max  | All Others | –   | ±0.04               | ±2.0 | μA   |
|                  |   |   | WP#, BYTE# | –   | ±1.0                | ±4.0 |      |
| I <sub>LO</sub>  | Output leakage current                                      | V <sub>OUT</sub> = V <sub>SS</sub> to V <sub>CC</sub> , V <sub>CC</sub> = V <sub>CC</sub> max   |            | –   | ±0.04               | ±2.0 | μA   |
| I <sub>CC4</sub> | V <sub>CC</sub> standby current                             | CE#, RESET#, OE# = V <sub>IH</sub> , V <sub>IH</sub> = V <sub>IO</sub><br>V <sub>IL</sub> = V <sub>SS</sub> , V <sub>CC</sub> = V <sub>CC</sub> max |            | –   | 140                 | 200  | μA   |
| I <sub>CC5</sub> | V <sub>CC</sub> Reset Current <sup>[10, 15]</sup>           | CE# = V <sub>IH</sub> , RESET# = V <sub>IL</sub> ,<br>V <sub>CC</sub> = V <sub>CC</sub> max   |            | –   | 20                  | 40   | mA   |
| I <sub>CC6</sub> | Automatic Sleep Mode <sup>[11]</sup>                        | V <sub>IH</sub> = V <sub>IO</sub> , V <sub>IL</sub> = V <sub>SS</sub> ,<br>V <sub>CC</sub> = V <sub>CC</sub> max, t <sub>ACC</sub> + 30 ns          |            | –   | 6                   | 12   | mA   |
|                  |   | V <sub>IH</sub> = V <sub>IO</sub> , V <sub>IL</sub> = V <sub>SS</sub> ,<br>V <sub>CC</sub> = V <sub>CC</sub> max, t <sub>ASSB</sub>                 |            | –   | 200                 | 300  | μA   |
| I <sub>CC7</sub> | V <sub>CC</sub> Current during power up <sup>[10, 14]</sup> | RESET# = V <sub>IO</sub> , CE# = V <sub>IO</sub> , OE# =<br>V <sub>IO</sub> , V <sub>CC</sub> = V <sub>CC</sub> max,                                |            | –   | 106                 | 160  | mA   |

**Notes**

9. I<sub>CC</sub> active while Embedded Algorithm is in progress.
10. Not 100% tested.
11. Automatic sleep mode enables the lower power mode when addresses remain stable for a designated time.
12. V<sub>IO</sub> = 1.65 V to V<sub>CC</sub> or 2.7 V to V<sub>CC</sub> depending on the model.
13. V<sub>CC</sub> = 3 V and V<sub>IO</sub> = 3 V or 1.8 V. When V<sub>IO</sub> is at 1.8 V, I/O pins cannot operate at >1.8 V.
14. During power-up there are spikes of current demand, the system needs to be able to supply this current to insure the part initializes correctly.
15. If an embedded operation is in progress at the start of reset, the current consumption will remain at the embedded operation specification until the embedded operation is stopped by the reset. If no embedded operation is in progress when reset is started, or following the stopping of an embedded operation, I<sub>CC7</sub> will be drawn during the remainder of t<sub>RPH</sub>. After the end of t<sub>RPH</sub> the device will go to standby mode until the next read or write.
16. For all other DC current values, refer to the [S29GL01GT/S29GL512T](#) datasheet.

**Table 7. DC Characteristics (–40 °C to +105 °C)**

| Parameter        | Description   | Test Conditions   |            | Min | Typ <sup>[18]</sup> | Max                          | Unit |
|------------------|---|---|------------|-----|---------------------|------------------------------|------|
| I <sub>LI</sub>  | Input load current  | V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub> , V <sub>CC</sub> = V <sub>CC</sub> max  | All Others | –   | ±0.04               | ±2.0 / ±20.0 <sup>[25]</sup> | µA   |
|                  |   |   | WP#, BYTE# | –   | ±1.0                | ±4.0 / ±20.0 <sup>[25]</sup> |      |
| I <sub>LO</sub>  | Output leakage current                                      | V <sub>OUT</sub> = V <sub>SS</sub> to V <sub>CC</sub> , V <sub>CC</sub> = V <sub>CC</sub> max   |            | –   | ±0.04               | ±2.0                         | µA   |
| I <sub>CC4</sub> | VCC standby current   | CE#, RESET#, OE# = V <sub>IH</sub> , V <sub>IH</sub> = V <sub>IO</sub><br>V <sub>IL</sub> = V <sub>SS</sub> , V <sub>CC</sub> = V <sub>CC</sub> max |            | –   | 140                 | 400                          | µA   |
| I <sub>CC5</sub> | V <sub>CC</sub> reset current <sup>[18, 23]</sup>           | CE# = V <sub>IH</sub> , RESET# = V <sub>IL</sub> ,<br>V <sub>CC</sub> = V <sub>CC</sub> max   |            | –   | 20                  | 40                           | mA   |
| I <sub>CC6</sub> | Automatic Sleep Mode <sup>[19]</sup>                        | V <sub>IH</sub> = V <sub>IO</sub> , V <sub>IL</sub> = V <sub>SS</sub> ,<br>V <sub>CC</sub> = V <sub>CC</sub> max, t <sub>ACC</sub> + 30 ns          |            | –   | 6                   | 12                           | mA   |
|                  |   | V <sub>IH</sub> = V <sub>IO</sub> , V <sub>IL</sub> = V <sub>SS</sub> ,<br>V <sub>CC</sub> = V <sub>CC</sub> max, t <sub>ASSB</sub>                 |            | –   | 200                 | 400                          | µA   |
| I <sub>CC7</sub> | V <sub>CC</sub> current during power up <sup>[18, 22]</sup> | RESET# = V <sub>IO</sub> , CE# = V <sub>IO</sub> , OE# =<br>V <sub>IO</sub> , V <sub>CC</sub> = V <sub>CC</sub> max,                                |            | –   | 106                 | 160                          | mA   |

**Notes**

17. I<sub>CC</sub> active while Embedded Algorithm is in progress.
18. Not 100% tested.
19. Automatic sleep mode enables the lower power mode when addresses remain stable for a designated time.
20. V<sub>IO</sub> = 1.65 V to V<sub>CC</sub> or 2.7 V to V<sub>CC</sub> depending on the model.
21. V<sub>CC</sub> = 3 V and V<sub>IO</sub> = 3 V or 1.8 V. When V<sub>IO</sub> is at 1.8 V, I/O pins cannot operate at >1.8 V.
22. During power-up there are spikes of current demand, the system needs to be able to supply this current to ensure that the part initializes correctly.
23. If an embedded operation is in progress at the start of reset, the current consumption will remain at the embedded operation specification until the embedded operation is stopped by the reset. If no embedded operation is in progress when reset is started, or following the stopping of an embedded operation, I<sub>CC7</sub> will be drawn during the remainder of t<sub>RPH</sub>. After the end of t<sub>RPH</sub> the device will go to standby mode until the next read or write.
24. For all other DC current values, refer to the [S29GL01GT/S29GL512T](#) datasheet.
25. For S70GL02GT11FHB02x, S70GL02GT12FHBV1x, and S70GL02GT12FHBV2x devices.

## 7. BGA Package Capacitance

**Table 8. BGA Package Capacitance**

| Parameter Symbol | Parameter Description | Typ | Max | Unit |
|------------------|-----------------------|-----|-----|------|
| C <sub>IN</sub>  | Input capacitance     | 9   | 11  | pF   |
| C <sub>OUT</sub> | Output capacitance    | 7   | 9   | pF   |
| A26              | Highest order address | 5   | 6   | pF   |
| CE#              | Separated control pin | 4   | 5   | pF   |
| OE#              | Separated control pin | 4   | 5   | pF   |
| WE#              | Separated control pin | 7   | 8   | pF   |
| WP#              | Separated control pin | 5   | 6   | pF   |
| RESET#           | Separated control pin | 39  | 41  | pF   |
| RY/BY#           | Separated control pin | 4   | 5   | pF   |

**Notes**

26. Sampled, not 100% tested.  
 27. Test conditions T<sub>A</sub> = 25 °C, f = 1.0 MHz.

## 8. Thermal Resistance

**Table 9. Thermal Resistance**

| Parameter | Description                              | LSH064 | Unit |
|-----------|--|--------|------|
| Theta JA  | Thermal resistance (junction to ambient) | 29     | °C/W |

## 9. Data Integrity

### 9.1 Erase Endurance

**Table 10. Erase Endurance**

| Parameter  | Minimum | Unit      |
|--|---------|-----------|
| Program/Erase cycles per main flash array sectors                                | 100K    | P/E cycle |
| Program/Erase cycles per PPB array or nonvolatile register array <sup>[28]</sup> | 100K    | P/E cycle |

**Note:**

28. Each write command to a nonvolatile register causes a P/E cycle on the entire nonvolatile register array. OTP bits and registers internally reside in a separate array that is not P/E cycled.

### 9.2 Data Retention

**Table 11. Data Retention**

| Parameter           | Test Conditions           | Minimum Time | Unit  |
|---------------------|---------------------------|--------------|-------|
| Data Retention Time | 1K Program/Erase Cycles   | 20           | Years |
|                     | 10K Program/Erase Cycles  | 2            | Years |
|                     | 100K Program/Erase Cycles | 0.2          | Years |

Contact Cypress Sales or an FAE representative for additional information regarding data integrity.

## 10. Device ID and Common Flash Interface (ID-CFI) ASO Map

The Device ID portion of the ASO (word locations 0h to 0Fh) provides manufacturer ID, device ID, Sector Protection State, and basic feature set information for the device.

ID-CFI Location 02h displays sector protection status for the sector selected by the sector address (SA) used in the ID-CFI enter command. To read the protection status of more than one sector it is necessary to exit the ID ASO and enter the ID ASO using the new SA. The access time to read location 02h is always  $t_{ACC}$  and a read of this location requires CE# to go High before the read and return Low to initiate the read (asynchronous read access). Page mode read between location 02h and other ID locations is not supported. Page mode read between ID locations other than 02h is supported.

**Table 12. ID (Autoselect) Address Map**

| Description             | Address (x16) | Address (x8) | Read Data   |
|-------------------------|---------------|--------------|---|
| Manufacture ID          | (SA) + 0000h  | (SA) + 0000h | 0001h   |
| Device ID               | (SA) + 0001h  | (SA) + 0002h | 227Eh   |
| Protection Verification | (SA) + 0002h  | (SA) + 0004h | Sector Protection State (1 = Sector protected, 0 = Sector unprotected).<br>To read a different SA protection state only a new SA needs to be given.   |
| Indicator Bits          | (SA) + 0003h  | (SA) + 0006h | For S70GL02Gt highest address sector protect:<br>XX3Fh = Not Factory Locked<br>XXBFh = Factory Locked<br>For S70GL02GT lowest address sector protect:<br>XX2Fh = Not Factory Locked<br>XXAFh = Factory Locked<br>DQ15-DQ08 = 1 (Reserved)<br>DQ7 - Factory Locked Secure Silicon Region<br>1 = Locked<br>0 = Not Locked<br>DQ6 - Customer Locked Secure Silicon Region<br>1 = Locked<br>0 = Not Locked<br>DQ5 = 1 (Reserved)<br>DQ4 - WP# Protects<br>0 = lowest address Sector<br>1 = highest address Sector<br>DQ3 - DQ0 = 1 (Reserved) |
| RFU                     | (SA) + 0004h  | (SA) + 0008h | Reserved  |
|                         | (SA) + 0005h  | (SA) + 000Ah | Reserved  |
|                         | (SA) + 0006h  | (SA) + 000Ch | Reserved  |
|                         | (SA) + 0007h  | (SA) + 000Eh | Reserved  |
|                         | (SA) + 0008h  | (SA) + 0010h | Reserved  |
|                         | (SA) + 0009h  | (SA) + 0012h | Reserved  |
|                         | (SA) + 000Ah  | (SA) + 0014h | Reserved  |
|                         | (SA) + 000Bh  | (SA) + 0016h | Reserved  |

**Table 12. ID (Autoselect) Address Map (Continued)**

| Description         | Address (x16) | Address (x8) | Read Data  |
|---------------------|---------------|--------------|--|
| Lower Software Bits | (SA) + 000Ch  | (SA) + 0018h | Bit 0 - Status Register Support<br>1 = Status Register Supported<br>0 = Status Register not supported<br>Bit 1 - DQ polling Support<br>1 = DQ bits polling supported<br>0 = DQ bits polling not supported<br>Bit 3-2 - Command Set Support<br>11 = reserved<br>10 = reserved<br>01 = Reduced Command Set<br>00 = Classic Command set<br>Bits 4-15 - Reserved = 0 |
| Upper Software Bits | (SA) + 000Dh  | (SA) + 001Ah | Reserved   |
| Device ID           | (SA) + 000Eh  | (SA) + 001Ch | 2248h = 2 Gb   |
| Device ID           | (SA) + 000Fh  | (SA) + 000Eh | 2201h  |

**Table 13. CFI Query Identification String**

| Word Address                                 | Data                    | Description  |
|--|-------------------------|--|
| (SA) + 0010h<br>(SA) + 0011h<br>(SA) + 0012h | 0051h<br>0052h<br>0059h | Query Unique ASCII string "QRY"                              |
| (SA) + 0013h<br>(SA) + 0014h                 | 0002h<br>0000h          | Primary OEM Command Set                                      |
| (SA) + 0015h<br>(SA) + 0016h                 | 0040h<br>0000h          | Address for Primary Extended Table                           |
| (SA) + 0017h<br>(SA) + 0018h                 | 0000h<br>0000h          | Alternate OEM Command Set (00h = none exists)                |
| (SA) + 0019h<br>(SA) + 001Ah                 | 0000h<br>0000h          | Address for Alternate OEM Extended Table (00h = none exists) |



**Table 14. CFI System Interface String**

| Word Address | Data                          | Description   |
|--------------|-------------------------------|---|
| (SA) + 001Bh | 0027h                         | V <sub>CC</sub> Min (erase/program) (D7-D4: volts, D3-D0: 100 mV)                   |
| (SA) + 001Ch | 0036h                         | V <sub>CC</sub> Max (erase/program) (D7-D4: volts, D3-D0: 100 mV)                   |
| (SA) + 001Dh | 0000h                         | V <sub>PP</sub> Min voltage (00h = no V <sub>PP</sub> pin present)                  |
| (SA) + 001Eh | 0000h                         | V <sub>PP</sub> Max voltage (00h = no V <sub>PP</sub> pin present)                  |
| (SA) + 001Fh | 0008h                         | Typical timeout per single word write 2 <sup>N</sup> μs                             |
| (SA) + 0020h | 0009h                         | Typical timeout for max multi-byte program, 2 <sup>N</sup> μs (00h = not supported) |
| (SA) + 0021h | 000Ah                         | Typical timeout per individual block erase 2 <sup>N</sup> ms                        |
| (SA) + 0022h | 0015h (2 Gb)                  | Typical timeout for full chip erase 2 <sup>N</sup> ms (00h = not supported)         |
| (SA) + 0023h | 0002h (85°C)<br>0003h (105°C) | Max timeout for single word write 2 <sup>N</sup> times typical                      |
| (SA) + 0024h | 0001h (85°C)<br>0002h (105°C) | Max timeout for buffer write 2 <sup>N</sup> times typical                           |
| (SA) + 0025h | 0002h                         | Max timeout per individual block erase 2 <sup>N</sup> times typical                 |
| (SA) + 0026h | 0002h                         | Max timeout for full chip erase 2 <sup>N</sup> times typical (00h = not supported)  |

**Table 15. CFI Device Geometry Definition**

| Word Address | Data         | Description  |
|--------------|--------------|--|
| (SA) + 0027h | 001Ch (2 Gb) | Device Size = 2 <sup>N</sup> byte  |
| (SA) + 0028h | 0002h        | Flash Device Interface Description 0 = x8-only, 1 = x16-only, 2 = x8/x16 capable     |
| (SA) + 0029h | 0000h        |  |
| (SA) + 002Ah | 0009h        | Max. number of byte in multi-byte write = 2 <sup>N</sup><br>(00 = not supported)     |
| (SA) + 002Bh | 0000h        |  |
| (SA) + 002Ch | 0001h        | Number of Erase Block Regions within device<br>1 = Uniform Device, 2 = Boot Device   |
| (SA) + 002Dh | 00FFh        | Erase Block Region 1 Information (refer to JEDEC JESD68-01 or JEP137 specifications) |
| (SA) + 002Eh | 0007h        |  |
| (SA) + 002Fh | 0000h        |  |
| (SA) + 0030h | 0002h        |  |
| (SA) + 0031h | 0000h        | Erase Block Region 2 Information (refer to CFI publication 100)                      |
| (SA) + 0032h | 0000h        |  |
| (SA) + 0033h | 0000h        |  |
| (SA) + 0034h | 0000h        |  |
| (SA) + 0035h | 0000h        | Erase Block Region 3 Information (refer to CFI publication 100)                      |
| (SA) + 0036h | 0000h        |  |
| (SA) + 0037h | 0000h        |  |
| (SA) + 0038h | 0000h        |  |
| (SA) + 0039h | 0000h        | Erase Block Region 4 Information (refer to CFI publication 100)                      |
| (SA) + 003Ah | 0000h        |  |
| (SA) + 003Bh | 0000h        |  |
| (SA) + 003Ch | 0000h        |  |
| (SA) + 003Dh | FFFFh        | Reserved   |
| (SA) + 003Eh | FFFFh        |  |
| (SA) + 003Fh | FFFFh        |  |

**Table 16. CFI Primary Vendor-Specific Extended Query**

| Word Address | Data  | Description   |
|--------------|-------|---|
| (SA) + 0040h | 0050h | Query-unique ASCII string "PRI"   |
| (SA) + 0041h | 0052h |   |
| (SA) + 0042h | 0049h |   |
| (SA) + 0043h | 0031h | Major version number, ASCII   |
| (SA) + 0044h | 0035h | Minor version number, ASCII   |
| (SA) + 0045h | 0024h | Address Sensitive Unlock (Bits 1-0)<br>00b = Required<br>01b = Not Required<br>Process Technology (Bits 5-2)<br>0000b = 0.23 $\mu$ m Floating Gate<br>0001b = 0.17 $\mu$ m Floating Gate<br>0010b = 0.23 $\mu$ m MirrorBit<br>0011b = 0.13 $\mu$ m Floating Gate<br>0100b = 0.11 $\mu$ m MirrorBit<br>0101b = 0.09 $\mu$ m Floating Gate<br>0110b = 0.09 $\mu$ m MirrorBit<br>0111b = 0.065 $\mu$ m MirrorBit Eclipse<br>1000b = 0.065 $\mu$ m MirrorBit<br>1001b = 0.045 $\mu$ m MirrorBit |
| (SA) + 0046h | 0002h | Erase Suspend<br>0 = Not Supported<br>1 = Read Only<br>2 = Read and Write   |
| (SA) + 0047h | 0001h | Sector Protect<br>00 = Not Supported<br>X = Number of sectors in smallest group   |
| (SA) + 0048h | 0000h | Temporary Sector Unprotect<br>00 = Not Supported<br>01 = Supported  |
| (SA) + 0049h | 0008h | Sector Protect/Unprotect Scheme<br>04 = High Voltage Method<br>05 = Software Command Locking Method<br>08 = Advanced Sector Protection Method   |
| (SA) + 004Ah | 0000h | Simultaneous Operation<br>00 = Not Supported<br>X = Number of banks   |
| (SA) + 004Bh | 0000h | Burst Mode Type<br>00 = Not Supported<br>01 = Supported   |
| (SA) + 004Ch | 0003h | Page Mode Type<br>00 = Not Supported<br>01 = 4 Word Page<br>02 = 8 Word Page<br>03=16 Word Page   |

**Table 16. CFI Primary Vendor-Specific Extended Query (Continued)**

| Word Address                 | Data        | Description   |
|------------------------------|-------------|---|
| (SA) + 004Dh                 | 00B5h       | ACC (Acceleration) Supply Minimum<br>00 = Not Supported<br>D7-D4: Volt<br>D3-D0: 100 mV   |
| (SA) + 004Eh                 | 00C5h       | ACC (Acceleration) Supply Maximum<br>00 = Not Supported<br>D7-D4: Volt<br>D3-D0: 100 mV   |
| (SA) + 004Fh                 | 0005h (Top) | WP# Protection<br>00h = Flash device without WP Protect (No Boot)<br>01h = Eight 8 KB Sectors at top and bottom with WP (Dual Boot)<br>02h = Bottom Boot Device with WP Protect (Bottom Boot)<br>03h = Top Boot Device with WP Protect (Top Boot)<br>04h = Uniform, Bottom WP Protect (Uniform Bottom Boot)<br>05h = Uniform, Top WP Protect (Uniform Top Boot)<br>06h = WP Protect for all sectors<br>07h = Uniform, top or bottom WP Protect  |
| (SA) + 0050h                 | 0001h       | Program Suspend<br>00 = Not Supported<br>01 = Supported   |
| (SA) + 0051h                 | 0002h       | Unlock Bypass<br>00 = Not Supported<br>01 = Supported   |
| (SA) + 0052h                 | 0009h       | Secured Silicon Sector (Customer OTP Area) Size $2^N$ (bytes)   |
| (SA) + 0053h                 | 008Fh       | Software Features<br>bit 0: status register polling (1 = supported, 0 = not supported)<br>bit 1: DQ polling (1 = supported, 0 = not supported)<br>bit 2: new programsuspend/resume commands (1 = supported, 0 = not supported)<br>bit 3: word programming (1 = supported, 0 = not supported)<br>bit 4: bit-field programming (1 = supported, 0 = not supported)<br>bit 5: autodetect programming (1 = supported, 0 = not supported)<br>bit 6: RFU<br>bit 7: multiple writes per Line (1 = supported, 0 = not supported) |
| (SA) + 0054h                 | 0005h       | Page Size = $2^N$ bytes   |
| (SA) + 0055h                 | 0006h       | Erase Suspend Timeout Maximum < $2^N$ ( $\mu$ s)  |
| (SA) + 0056h                 | 0006h       | Program Suspend Timeout Maximum < $2^N$ ( $\mu$ s)  |
| (SA) + 0057h to (SA) + 0077h | FFFFh       | Reserved  |
| (SA) + 0078h                 | 0006h       | Embedded Hardware Reset Timeout Maximum < $2^N$ ( $\mu$ s)<br>Reset with Reset Pin  |
| (SA) + 0079h                 | 0009h       | Non-Embedded Hardware Reset Timeout Maximum < $2^N$ ( $\mu$ s)<br>Power on Reset  |

## **11. Other Resources**

### **11.1 Cypress Flash Memory Roadmap**

[www.cypress.com/product-roadmaps/cypress-flash-memory-roadmap](http://www.cypress.com/product-roadmaps/cypress-flash-memory-roadmap)

### **11.2 Links to Software**

[www.cypress.com/software-and-drivers-cypress-flash-memory](http://www.cypress.com/software-and-drivers-cypress-flash-memory)

### **11.3 Links to Application Notes**

[www.cypress.com/appnotes](http://www.cypress.com/appnotes)

## 12. Revision History

### Document History Page

| Document Title: S70GL02GT, 2-Gbit (256-MB) 3.0 V Flash Memory<br>Document Number: 002-13915 |         |                 |                 |   |
|---|---------|-----------------|-----------------|---|
| Rev.  | ECN No. | Orig. of Change | Submission Date | Description of Change   |
| **  | 5415485 | NFB             | 08/26/2016      | Initial release   |
| *A  | 5441037 | NFB             | 10/21/2016      | Updated <a href="#">Section 7. BGA Package Capacitance</a> on page 13.<br>Added <a href="#">Section 8. Thermal Resistance</a> on page 13.<br>Added <a href="#">Section 9. Data Integrity</a> on page 13.<br>Added <a href="#">Section 11. Other Resources</a> on page 20. |
| *B  | 5662187 | ECAO            | 03/16/2017      | Added 02, V2 model numbers to <a href="#">Section 1.1 Recommended Combinations</a> on page 4.   |
| *C  | 5682405 | SZZX            | 04/05/2017      | Updated Part number tables.<br>Updated Cypress logo.<br>Updated Sales page.   |
| *D  | 5954865 | NFB             | 11/02/2017      | Updated <a href="#">Section 1. Ordering Information</a> on page 4.  |
| *E  | 6061895 | PRIT            | 02/13/2018      | Updated Sales page.<br>Updated <a href="#">Table 7</a> on page 12.  |

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

|                               |  |
|-------------------------------|--|
| Arm® Cortex® Microcontrollers | <a href="http://cypress.com/arm">cypress.com/arm</a>               |
| Automotive                    | <a href="http://cypress.com/automotive">cypress.com/automotive</a> |
| Clocks & Buffers              | <a href="http://cypress.com/clocks">cypress.com/clocks</a>         |
| Interface                     | <a href="http://cypress.com/interface">cypress.com/interface</a>   |
| Internet of Things            | <a href="http://cypress.com/iot">cypress.com/iot</a>               |
| Memory                        | <a href="http://cypress.com/memory">cypress.com/memory</a>         |
| Microcontrollers              | <a href="http://cypress.com/mcu">cypress.com/mcu</a>               |
| PSoC                          | <a href="http://cypress.com/psoc">cypress.com/psoc</a>             |
| Power Management ICs          | <a href="http://cypress.com/pmic">cypress.com/pmic</a>             |
| Touch Sensing                 | <a href="http://cypress.com/touch">cypress.com/touch</a>           |
| USB Controllers               | <a href="http://cypress.com/usb">cypress.com/usb</a>               |
| Wireless Connectivity         | <a href="http://cypress.com/wireless">cypress.com/wireless</a>     |

#### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

#### Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

#### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation, 2016-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for [NOR Flash](#) category:*

*Click to view products by [Cypress](#) manufacturer:*

Other Similar products are found below :

[615309A](#) [MBM29F200TC-70PFTN-SFLE1](#) [MBM29F800BA-90PF-SFLE1](#) [8 611 200 906](#) [9990933135](#) [AM29BL162CB-80RDPE1](#)  
[AM29F200BB-90DPI 1](#) [AT25DF021A-MHN-Y](#) [AT25DF256-SSHN-T](#) [EAN62691701](#) [MX29F200CTMI-70G](#) [PC28F320J3F75A](#) [8 905 959](#)  
[252](#) [S29AL008J55BFIR20](#) [S29AL016J70FFI022](#) [S29AS016J70BHIF40](#) [S99-50389 P](#) [AM29F016D-120DPI 1](#) [AM29F400BB-55SI](#)  
[MBM29F400BC-90PFVGTSFLE1](#) [MBM29F800BA-70PFTN-SFLE1](#) [AT25DF011-MAHN-T](#) [AT25DF011-SSHN-T](#) [AT25DF011-XMHN-T](#)  
[AT25DF041B-MHN-Y](#) [AT45DB161E-CCUD-T](#) [RP-SDCCTH0](#) [S29GL256P11FFI012](#) [S29PL127J70BAI020](#) [S99-50052](#) [W29GL256SL9T](#)  
[W29GL128CH9C](#) [W29GL128CH9B](#) [W29GL032CL7B](#) [MX25L3233FMI-08G](#) [S99-50243 P](#) [S29GL512T12TFN010](#) [S29GL512T10DHI020](#)  
[S26KS128SDGBHI030](#) [S26KL256SDABHB030](#) [S26KL128SDABHB020](#) [S25FS064SDSNFV030](#) [PC28F640J3F75B](#) [W29GL256SH9C](#) [S99-](#)  
[50239](#) [S29GL032N11FFIS12](#) [S26KS512SDABHB030](#) [S26KL256SDABHA020](#) [S25FS128SAGMFV100](#) [S25FS064SDSNFN030](#)