

#### **General Description**

DA9063 is a high current system PMIC suitable for dual- and quad-core processors used in smartphones, tablets, ultra-books, and other handheld and automotive applications that require up to 5 A core processor supply.

DA9063 contains six DC-DC buck converters designed for small external 1  $\mu$ H inductors capable of supplying in total up to 12 A continuous output (0.3 V to 3.3 V). The buck converters do not require external Schottky diodes. They dynamically optimize their efficiency depending on the load current using an Automatic Sleep mode. The bucks incorporate pin and s/w controlled Dynamic Voltage Control (DVC) to support processor load adaptive adjustment of the supply voltage. One buck can also be used in a DDR memory termination mode.

Eleven SmartMirror™ programmable LDO regulators are incorporated, rated up to 300 mA. All support remote capacitor placement and can support operation from a low 1.5 V/1.8 V input voltage: this allows the linear regulators to be cascaded with a suitable buck supply to improve overall system efficiency.

Processor core leakage can be minimized by using the integrated rail switch controller for ultra-fast power domain isolation/reconnection while current limited switches provide support for external peripherals such as external accessory or memory cards.

There are five distinct operating modes consuming < 20  $\mu$ A including a 1.5  $\mu$ A RTC mode with alarm and wake-up. A system monitor watchdog can be enabled in ACTIVE mode.

The DA9063 provides an OTP start-up sequencing engine that offers autonomous hardware system start-up or software controlled start-up and configurable power modes. The on key detects the button press time and offers configurable key lock and application shutdown functions. Up to 16 freely configurable GPIO pins can perform system functions, including: keypad supervision, application wake-up, and timing controlled external regulator, power switch, or other IC enable.

An integrated 10-channel ADC includes advanced voltage monitoring, internal temperature supervision, three general-purpose channels with programmable high/low thresholds, an integrated current source for resistive measurements, and system voltage monitoring with a programmable low-voltage warning. The ADC has 8-bit resolution in AUTO mode and 10-bit resolution in manual conversion mode.

Three RGB-LED driver pins are provided with PWM control.

LDO8 can be configured as a 6-bit, PWM-controlled, vibration motor driver with automatic battery voltage correction.



#### **Key Features**

6 DC-DC buck converters with DVC
0.5.A.D1.O4

2.5 A BuckCore1
 2.5 A BuckCore2
 5 A in dual phase mode

- □ 2.5 A BuckPro
- □ 1.5 A BuckPeri
- 1.5 A BuckMem 3 A in merged mode
- □ 1.5 A BuckIO
- 3 MHz switching frequency (±10 %) (allows use of low profile [1 mm] 1 µH inductors)
- 11 programmable LDO regulators:
  - □ 3 low noise, 4 with DVC, 5 with current limited switch mode
- Two rail switches
- Power Manager with programmable regulators, rail switch start-up, and configurable low power modes
- Multiple master application support via two independent control interfaces
- System monitor with watchdog timer
- Up to 16 flexible GPIO pins for enhanced wake-up and peripheral control

- RGB-LED driver with autonomous flashing
- PWM vibration motor driver
- 10-bit ADC with nine channels and configurable alarm thresholds
- Regulator supervision with automatic under-/over-voltage protection
- Coin cell/super-capacitor backup charger
- Ultra-low power, 1.5 µA RTC with alarm and oscillator circuitry with crystal frequency adjustment
- -40 °C to +125 °C junction temperature operation
- Two package variants:
  - □ 100 VFBGA 8.0 mm x 8.0 mm x 1.0 mm, 0.8 mm pitch, 0.30 mm balls
  - □ 100 TFBGA 8.0 mm x 8.0 mm x 1.2 mm 0.8 mm pitch, 0.45 mm balls
- Automotive AEC-Q100 Grade 2 available (DA9063L-A)

### **Applications**

- Smartphones
- Ultrabooks
- Tablets, e-books
- Car infotainment and ADAS

- Navigation devices
- Set-top boxes, TV, and media players
- Portable industrial and medical devices
- IoT devices



### **Contents**

Ge	neral	Descripti	ion	1		
Ke	y Feat	ures		2		
Аp	plicati	ons		2		
Со	ntents	S		3		
1	Block	κ Diagrar	n	7		
2		•	erview			
3	•		mation			
	3.1	_	Outlines			
	3.2	•				
4	Elect	rical Cha	ıracteristics	. 18		
•	4.1		e Maximum Ratings			
	4.2		nended Operating Conditions			
		4.2.1	Power Derating Curves			
	4.3	Typical (	Current Consumption			
	4.4		O Characteristics			
	4.5	Watchdo	og	25		
	4.6 Power Manager and HS-2-Wire Control Bus					
	4.7 4-Wire Control Bus					
	4.8 LDO Voltage Regulators					
		4.8.1	LDO1	28		
		4.8.2	LDO2	. 29		
		4.8.3	LDO3	. 30		
		4.8.4	LDO4	. 33		
		4.8.5	LDO5	. 34		
		4.8.6	LDO6	. 36		
		4.8.7	LD07	. 37		
		4.8.8	LDO8	39		
		4.8.9	LDO9	41		
		4.8.10	LDO10	. 42		
		4.8.11	LDO11	44		
		4.8.12	LDOCORE	. 45		
	4.9	DC/DC I	Buck Converters			
		4.9.1	BUCKCORE1 and BUCKCORE2	. 47		
		4.9.2	BUCKPRO	. 50		
		4.9.3	BUCKMEM	. 54		
		4.9.4	BUCKIO	. 56		
		4.9.5	BUCKPERI	. 58		
		4.9.6	Typical Characteristics			
	4.10	Buck Ra	ail Switches	. 63		



	4.11	1 Backup Battery Charger						
	4.12	General Purpose ADC						
	4.13	32 kHz	Oscillator	65				
	4.14	Internal	Oscillator	66				
	4.15	POR, R	eference Generation, and Voltage Supervision	66				
	4.16	Therma	l Supervision	67				
5	Func	tional D	escription	68				
	5.1	Power I	Manager IO Ports	69				
		5.1.1	On/Off Port (nONKEY)	69				
		5.1.2	Wake-up Port (CHG_WAKE)	70				
		5.1.3	Hardware Reset (nOFF, nSHUTDOWN, nONKEY, GPIO14, GPIO15, WATCHDOG)	70				
		5.1.4	Reset Output (nRESET)	70				
		5.1.5	System Enable (SYS_EN)	71				
		5.1.6	Power Enable (PWR_EN)	71				
		5.1.7	Power1 Enable (PWR1_EN)	71				
		5.1.8	GP_FB1, General Purpose Signal 1 (EXT_WAKEUP/READY)	71				
		5.1.9	GP_FB2, General Purpose Signal 2 (PWR_OK/KEEP_ACT)	72				
		5.1.10	GP_FB3, General Purpose Signal 3 (OUT32K_2/nVIB_BRAKE)	72				
		5.1.11	Supply Rail Fault (nVDD_FAULT)	73				
		5.1.12	Interrupt Request (nIRQ)	73				
		5.1.13	Real Time Clock Output (OUT_32K)	73				
		5.1.14	IO Supply Voltage (VDD_IO1 and VDD_IO2)	73				
	5.2	Operati	ng Modes	74				
		5.2.1	ACTIVE Mode	74				
		5.2.2	POWERDOWN Mode	74				
		5.2.3	RESET Mode	75				
		5.2.4	RTC Mode	76				
		5.2.5	DELIVERY Mode	76				
		5.2.6	NO-POWER Mode	77				
		5.2.7	Power Commander Mode	77				
	5.3	Start-Up	o from NO-POWER Mode	78				
		5.3.1	Power-On-Reset (nPOR)	78				
	5.4	Exiting	Reset Mode and Application Wake-up	78				
		5.4.1	VDD_START	78				
		5.4.2	Wake-Up Events	79				
	5.5	Power S	Supply Sequencer	81				
		5.5.1	Powering Up	81				
		5.5.2	Power-Up Timing	84				
		5.5.3	Programmable Slot Delays	84				
		5.5.4	Powering Down	85				
		5.5.5	User Programmable Delay	85				
	5.6	System	Monitor (Watchdog)	88				
	5.7	GPIO E	xtender	88				



	5.8	Control	Interfaces	92
		5.8.1	Power Manager Interface (4- and 2-WIRE Control Bus)	92
		5.8.2	High Speed 2-WIRE Interface	100
	5.9	Voltage	Regulators	100
		5.9.1	Regulators Controlled by Software	101
		5.9.2	Regulators Controlled by Hardware	101
		5.9.3	Power Sequencer Control of LDOs	102
		5.9.4	Dynamic Voltage Control	103
		5.9.5	Voltage Tracking Mode LDO1	103
		5.9.6	Pull-Down Resistor	103
		5.9.7	Bypass Mode and Current Limit	104
		5.9.8	LDO Supply from Buck Converter	104
		5.9.9	LDO Sleep Mode for Reduced I <sub>OUT</sub>	104
		5.9.10	Vibration Motor Driver	105
		5.9.11	Core Regulator LDOCORE	105
	5.10	DC/DC	Buck Converters	106
		5.10.1	Active Discharge	108
		5.10.2	BUCKCORE1, BUCKCORE2, and BUCKPRO	108
		5.10.3	BUCKPRO in DDR Memory Bus Termination Mode	109
		5.10.4	BUCKMEM and BUCKIO in Merged Mode	110
	5.11	Buck R	ail Switches	111
	5.12	Backup	Battery Charger/RTC Supply Rail Generator	112
	5.13	Genera	al Purpose ADC	113
		5.13.1	ADC Overview	113
		5.13.2	ADC Input MUX	113
		5.13.3	Manual Conversion Mode	114
		5.13.4	Automatic Measurements Scheduler	114
		5.13.5	Fixed Threshold Comparator	
	5.14	Real Ti	me Clock	119
		5.14.1	32 kHz Oscillator	119
		5.14.2	RTC Counter and Alarm	121
	5.15	Adjusta	ble Frequency Internal Oscillator	122
	5.16	Referer	nce Voltage Generation: VREF, VLNREF	122
	5.17	Therma	al Supervision	122
	5.18	Main Sy	ystem Rail Voltage Supervision	123
6	Regis	ster Map	)	124
7	laaA	ication l	nformation	136
	7.1		tor Selection	
	7.2	•	Device	
	7.3	•	r Selection	
	7.4		ors	
	7.5		al Pass Transistors	
	7.6	Crystal		138
		-		



	7.7	Layout	Guidelines	140
		7.7.1	General Recommendations	140
		7.7.2	LDOs and Switched Mode Supplies	140
		7.7.3	Crystal Oscillator	140
		7.7.4	Thermal Connection, Land Pad, and Stencil Design	140
8	Defin	itions		141
	8.1	Power [	Dissipation and Thermal Design	141
	8.2	Regulat	tor Parameter - Dropout Voltage	142
	8.3	Regulat	tor Parameter - Power Supply Rejection	142
	8.4	Regulat	tor Parameter - Line Regulation	142
	8.5	Regulat	tor Parameter - Load Regulation	143
9	Furth	er Appli	ication Information	143
10	Orde	ring Info	ormation	144
	10.1	Variants	s Ordering Information	144
Аp	pendi	x A Regi	ister Descriptions	145
•	A.1	_	r Page Control	
	A.2	Registe	er Page 0	145
		A.2.1	Power Manager Control and Monitoring	145
		A.2.2	GPIO Control	154
		A.2.3	Regulator Control	161
		A.2.4	GPADC	171
		A.2.5	ADC Results	172
		A.2.6	RTC Calendar and Alarm	174
	A.3	Registe	r Page 1	176
		A.3.1	Power Sequencer	177
		A.3.2	Regulator Settings	182
		A.3.3	Backup Battery Charger	217
		A.3.4	High Power GPO PWM	218
		A.3.5	GPADC Thresholds	220
	A.4	Registe	r Page 2	222
		A.4.1	OTP	222
		A.4.2	Customer Trim and Configuration	223
	A.5	Registe	er Page 3	237



### 1 Block Diagram




Figure 1: Block Diagram



# 2 Regulator Overview

**Table 1: Regulators** 

Regulator	Supplied Pins	Supplied Voltage (V)	Supplied Max. Current (mA)	External Component	Notes
BUCKCORE1	VBUCKCORE1	0.3 to 1.57	1250/ 2500 (full-current mode)	1.0 μH/ 44 μF / 88 μF	<ul> <li>GPIO and host interface-controlled DVC with variable slew rate (10 mV in [0.5, 1.0, 2.0, 4.0] μs)</li> <li>10 mV steps</li> <li>&lt; 0.7 V PFM mode only</li> <li>2500 mA in full-current mode (double pass device and current limit)</li> <li>Provides dual-phase buck with up to 5 A if combined with BUCKCORE2</li> </ul>
BUCKCORE2	VBUCKCORE2	0.3 to 1.57	1250/ 2500 (full-current mode)	1.0 μH/ 44/88 μF	<ul> <li>GPIO and host interface-controlled DVC with variable slew rate (10 mV in [0.5/1.0/2.0/4.0] μs)</li> <li>10 mV steps</li> <li>&lt; 0.7 V PFM mode only</li> <li>2500 mA in full-current mode (double pass device and current limit)</li> <li>Provides dual-phase Buck if combined with BUCKCORE1</li> </ul>
BUCKPRO	VBUCKPRO	0.53 to 1.80	1250/ 2500 (full-current mode)	1.0 μH/ 44/88 μF	<ul> <li>GPIO and host interface-controlled DVC with variable slew rate, (10 mV in [0.5/1.0/2.0/4.0] µs)</li> <li>10 mV steps and VTT regulator mode</li> <li>&lt; 0.7 V PFM mode only</li> <li>2500 mA in full-current mode (double pass device and current limit)</li> </ul>
BUCKMEM	VBUCKMEM	0.8 to 3.34	1500	1.0 μH/ 44 μF	<ul> <li>GPIO and host interface-controlled DVC with variable slew rate (10 mV in [0.5/1.0/2.0/4.0] μs)</li> <li>20 mV steps</li> <li>Can be merged with BUCK_IO towards single buck with up to 3 A output current</li> </ul>



Regulator	Supplied Pins	Supplied Voltage (V)	Supplied Max. Current (mA)	External Component	Notes
BUCKIO	VBUCKIO	0.8 to 3.34	1500	1.0 μH/ 44 μF	GPIO and host interface- controlled DVC with variable slew rate (10 mV in [0.5/1.0/2.0/4.0] µs)
					20 mV steps, can be merged with BUCK_MEM
BUCKPERI	VBUCKPERI	0.8 to 3.34	1500	1.0 μH/ 44 μF	GPIO and host interface- controlled DVC with variable slew rate (10 mV in [0.5/1.0/2.0/4.0] µs)  One was a second control of the se
					20 mV steps     GPIO and host interface- controlled DVC with
LDO1	VLDO1	0.6 to 1.86	100	1.0 μF	variable slew rate (10 mV in [0.5/1.0/2.0/4.0] µs)
					<ul><li>20 mV steps</li><li>Optional voltage tracking of BUCKCORE or BUCKPRO</li></ul>
LDO2	VLDO2	0.6 to 1.86	200	2.2 μF	GPIO and host interface- controlled DVC with variable slew rate (10 mV in [0.5/1.0/2.0/4.0] µs)
					20 mV steps
LDO3	VLDO3	0.9 to 3.44	200	2.2 μF	<ul> <li>Bypass mode</li> <li>GPIO and host interface-controlled DVC with variable slew rate (10 mV in [0.5/1.0/2.0/4.0] µs)</li> <li>20 mV steps</li> </ul>
					Bypass mode
LDO4	VLDO4	0.9 to 3.44	200	2.2 μF	GPIO and host interface- controlled DVC with variable slew rate (10 mV in [0.5/1.0/2.0/4.0] µs)
	\				20 mV steps
LDO5	VLDO5	0.9 to 3.6	100	1.0 µF	50 mV steps
LDO6	VLDO6	0.9 to 3.6	200	2.2 µF	<ul><li>Low noise</li><li>50 mV steps</li></ul>
LDO7	VLDO7	0.9 to 3.6	200	2.2 μF	<ul> <li>Bypass mode</li> <li>50 mV steps</li> <li>Common supply with LDO8</li> </ul>




Regulator	Supplied Pins	Supplied Voltage (V)	Supplied Max. Current (mA)	External Component	Notes
LDO8	VLDO8	0.9 to 3.6	200	2.2 µF	<ul> <li>Bypass and switching vibration motor driver mode</li> <li>50 mV steps</li> <li>Common supply with LDO7</li> </ul>
LDO9	VLDO9	0.95 to 3.6	200	2.2 μF	<ul> <li>Low noise</li> <li>50 mV steps</li> <li>OTP trimmed</li> <li>Common supply with LDO10</li> </ul>
LDO10	VLDO10	0.9 to 3.6	300	2.2 μF	<ul><li>Low noise LDO</li><li>50 mV steps</li><li>Common supply with LDO9</li></ul>
LDO11	VLDO11	0.9 to 3.6	300	2.2 µF	<ul><li>Bypass mode</li><li>50 mV steps</li></ul>
BACKUP	VBBAT	1.1 to 3.1	6	470 nF	<ul> <li>100/200 mV steps</li> <li>Configurable charge current between 100 μA and 6000 μA</li> <li>Reverse current protection (RCP)</li> </ul>
LDOCORE	Internal PMIC supply	2.5 ± 2 % accuracy	4	2.2 µF	Internal LDO     OTP trimmed



## 3 Package Information

#### 3.1 Package Outlines





DATE: 10-MAR-2017 0.400 1.200 NOM. MAX Common Dimensions .930 8.000 8. .930 8.000 8. 0.986 1.086 0.136 0.070 0.050 0.600 0.080 100 0.400 0.250 Z Z NOT TITLE: 100 TFBGA PACKAGE OUTLINE REVISION NOTE:
TERMINAL FINISH UPDATED SCALE A1 000 qqq ppp eee Ω # Center Tolerance Ball Offset (Package) to Ball Offset (Ball) Center Mold Parallelism Total Thickness Thickness Package Edge Diameter Edge Ball Ball Count Body Size: Pitch Substrate Stand Off шоов BOTTOM VIEW TOP CORNER A - m

Figure 2: Package Outline Drawing 100 VFBGA 0.3 mm Ball Diameter

Figure 3: Package Outline Drawing 100 TFBGA 0.45 mm Ball Diameter



#### 3.2 Pinout




Figure 4: Connection Diagram

**Table 2: Pin Type Definition** 

Pin Type	Description	Pin Type	Description
DI	Digital input	Al	Analog input
DO	Digital output	AO	Analog output
DIO	Digital input/output	AIO	Analog input/output
PWR	Power supply	GND	Ground connection



**Table 3: Pin Description** 

Pin	Pin Name	Alternate Function	Type (Table 2)	Description
Power I	Manager			
A9	nVDD_FAULT	GPIO12	DO/DIO	Indication for low supply voltage / GPIO12 / VDD_MON controlled GPO
В6	CHG_WAKE		DI/PWR	Wake-up signal from companion charger to trigger a start-up and temporary supply voltage for PMIC (VBUS_PROT in case of an inserted supply until charger Buck provides power to V <sub>SYS</sub> ).  Connect to GND if not used.
В7	nIRQ		DO	IRQ line for host
В8	nSHUTDOWN		DI	Active-low input from switch or host to initiate shutdown
В9	SYS_EN	GPIO8	DI/DIO	Hardware enable of power domain SYSTEM/GPIO8
B10	PWR1_EN	GPIO10	DI/DIO	Hardware enable of power domain POWER1/GPIO10 with high power output / input for power sequencer WAIT ID
C3	VDD_IO2		PWR	Alternate supply I/O voltage
C4	VDD_IO1		PWR	First supply I/O voltage rail
C8	GP_FB2		DO/DI	PWR_OK status indicator: all supervised regulators are in-range / HW input for watchdog supervision / dual-phase BUCKCORE voltage sense at output capacitor
C9	PWR_EN	GPIO9	DI/DIO	Hardware enable of power domain power / sequencer controlled GPO
D3	GPIO7		DIO	Sequencer controlled GPO
D5	TP		DIO	Test pin: enables power commander boot mode and supply pin for OTP fusing voltage
D9	nRESET		DO	Active low reset for host
E8	GP_FB1	GPIO13	DO/DIO	Status indication for host of a valid wake-up event (EXT_WAKEUP) / indicator for on-going power mode transition (READY) / GPIO13, regulator HW control
E9	GPIO11		DIO	GPIO11 with high power output and blinking feature
H9	GP_FB3		DO/DO	Second 32 kHz oscillator output: OUT32_2 / VIB_BREAK control signal for vibration motor driver (LDO8)
J4	nOFF		DI	Active-low input from error indication line to initiate fast emergency shutdown
J7	nONKEY		DI	On/off key with optional long press shutdown



Pin	Pin Name	Alternate Function	Type (Table 2)	Description
4-Wire/2	-Wire Interfaces			
A4	SO		DO	4-wire data output
A5	SI		DIO	4-wire data input / 2-wire data
A7	DATA	GPIO14	DIO	HS-2-WIRE data / GPIO14 (optional reset if long press in parallel with GPI15) with high power output and blinking feature
A8	CLK	GPIO15	DI	HS-2-WIRE clock / GPIO15 (optional reset if long press in parallel with GPI14) with high power output and blinking feature
В3	nCS		DI	4-wire (active low) chip select
B4	SK		DI	4-wire/2-wire clock
Voltage	Regulators			
А3	VSYS		PWR	Supply voltage for PMIC and input for voltage supervision (decouple with 1.0 µF)
A6	VDDCORE		АО	Regulated supply for internal circuitry (2.2 V/2.5 V) (decouple with 2.2 µF)
C1	VLDO11		AO	Output voltage from LDO11
D1	VLDO10		AO	Output voltage from LDO10
D2	VDD_LDO11		PWR	Supply voltage for LDO11
E1	VLDO9		AO	Output voltage from LDO9
E2	VDD_LDO7_8		PWR	Supply voltage for LDO7 and LDO8
E3	VDD_LDO9_10		PWR	Supply voltage for LDO9 and LDO10
F1	VLDO8		AO	Output voltage from LDO8
F2	VLDO7		AO	Output voltage from LDO7
F3	VDD_LDO6		PWR	Supply voltage for LDO6
G1	VLDO6		AO	Output voltage from LDO6
G2	VDD_LDO5		PWR	Supply voltage for LDO5
G3	VDD_LDO3		PWR	Supply voltage for LDO3
G4	VDD_LDO4		PWR	Supply voltage for LDO4
H1	VLDO5		AO	Output voltage from LDO5
H2	VDD_LDO2		PWR	Supply voltage for LDO2
НЗ	VDD_LDO1		PWR	Supply voltage for LDO1
J1	VLDO4		AO	Output voltage from LDO4
K1	VLDO3		AO	Output voltage from LDO3
K2	VLDO2		AO	Output voltage from LDO2
K3	VLDO1		AO	Output voltage from LDO1



Pin	Pin Name	Alternate Function	Type (Table 2)	Description
DC/DC B	Buck Converters	•		
A1	XTAL_OUT		AIO	32 kHz crystal connection (adjust with 10 pF)
A2	VREF		AIO	Filter node for internal reference voltage (decouple with 0.22 μF)
A10	OUT_32K		DO	32 kHz oscillator buffer
B1	XTAL_IN		AIO	32 kHz crystal connection (adjust with 10 pF)
B2	VLNREF			Filter node for LN (low noise) (decouple with 0.22 μF)
B5	VTTR	CMP1V2	AO/DO	Memory bus termination reference voltage (50 % of VDDQ), COMP1V2 controlled GPO
C2	IREF		AO	Connection for bias setting (configure with high precision 200 k $\Omega$ resistor)
C5	ADCIN2	GPIO1	AI/DIO	Connection to GPADC channel 2 with 1.2 V HW comparator IRQ/GPIO1, regulator HW control
C6	ADCIN3	GPIO2	AI/DIO	Connection to GPADC channel 3/GPIO2, regulator HW control
C7	ADCIN1	GPIO0	AI/DIO	Connection to GPADC auto channel 1 with threshold IRQ and resistor measurement option/GPIO0
C10	V_CP		AIO	Charge pump output bypass (decouple with 10 nF)
D4	VDDQ	E_GPI2	AI/DO	BUCKPRO target voltage sense port / state of E_GPI2 controlled GPO
D8	PERI_SWS	GPIO6	AI/DO	BUCKPERI sense node from rail switch output/ GPIO6 Pulled down when switch is open
D10	SWBUCKPRO_B		AO	Switching node for BUCKPRO (full-current)
E10	SWBUCKPRO_A		AO	Switching node for BUCKPRO (half-current)
F8, F9	VDD_BUCKPRO		PWR	Supply voltage for buck To be connected to VSYS
F10	SWBUCKCORE2_A		AO	Switching node for BUCKCORE2 (half-current)
G8, G9	VDD_BUCKCORE2		PWR	Supply voltage for buck To be connected to VSYS
G10	SWBUCKCORE2_B		AO	Switching node for BUCKCORE2 (full-current)
H4	VDD_BUCKPERI		PWR	Supply voltage for buck To be connected to VSYS
H5	VDD_BUCKMEM		PWR	Supply voltage for buck To be connected to VSYS
H6	VDD_BUCKIO		PWR	Supply voltage for buck To be connected to VSYS



Pin	Pin Name	Alternate Function	Type (Table 2)	Description
H7, H8	VDD_BUCKCORE1		PWR	Supply voltage for buck To be connected to VSYS
H10	SWBUCKCORE1_A		AO	Switching node for BUCKCORE1 (half-current)
J2	VBUCKPERI		Al	Sense node for BUCKPERI
J3	VBUCKMEM		AI	Sense node for DC/DC BUCKMEM
J5	PERI_SWG	GPIO5	AIO/DIO	NMOS gate driver for buck rail switch/GPIO5
J6	CORE_SWG	GPIO3	AIO/DIO	NMOS gate driver for buck rail switch/GPIO3
J8	CORE_SWS	GPIO4	AI/DO	BUCKCORE sense node from rail switch output or output capacitor of dual-phase BUCKCORE/connection of internal switch to the output of LDO1/GPIO4 Pulled down when switch is open
J10	SWBUCKCORE1_B		AO	Switching node for BUCKCORE1 (full-current)
K4	VBUCKIO		Al	Sense node for BUCKIO
K5	SWBUCKPERI		AO	Switching node for BUCKPERI
K6	SWBUCKMEM		AO	Switching node for BUCKMEM
K7	SWBUCKIO		AO	Switching node for BUCKIO To be connected to SWBUCKMEM for buck merge
K8	VBUCKCORE1		Al	Sense node for BUCKCORE1
K9	VBUCKCORE2		Al	Sense node for BUCKCORE2
K10	VBUCKPRO		Al	Sense node for BUCKPRO
Backup	Battery Charger			
J9	VBBAT		AIO	Backup battery connection Coin-cell or super-cap (decouple with 470 nF)
Vss				
D6-7, E4, F4	GND		GND	VSS_LDO, VSS_ADC, VSS_CORE, VSUB
E5-7, F5-7, G5-7	GND		GND	VSS_BUCKCORE1_A, VSS_BUCKCORE1_B, VSS_BUCKCORE2_B, VSS_BUCK_PRO_A, VSS_BUCK_PRO_B, VSS_BUCK_IO, VSS_BUCK_MEM, VSS_BUCK_PERI



#### 4 Electrical Characteristics

#### 4.1 Absolute Maximum Ratings

Table 4 lists the absolute maximum ratings of the device. Exceeding these ratings may cause permanent damage to the device. Device functionality is only guaranteed under the conditions listed in Sections 4.1 and 4.2. Operating the device in conditions exceeding those listed in Table 5 but compliant with the absolute maximum ratings listed in Table 4, for extended periods of time may affect device reliability.

**Table 4: Absolute Maximum Ratings** 

Parameter	Description	Conditions	Min	Тур	Max	Unit
T <sub>STG</sub>	Storage temperature		-65		+150	°C
TJ	Junction temperature	Note 1	-40		+150	°C
Vsys, Vchg_wake			-0.3		6.0	V
V <sub>BBAT</sub>	Cumphyyaltaga		-0.3		3.25	V
V <sub>TP</sub>	Supply voltage	Note 3	-0.3		8.0	V
All other pins		Note 2	-0.3		V <sub>DDREF</sub> + 0.3	V
Vesd_HBM	ESD protection - Human Body Model (HBM)		2000			V
.,	ESD protection -	Corner pins	750			
V <sub>ESD_CDM</sub>	Charged Device Model (CDM)	All other pins	500			V

**Note 1** See Section 4.16 and Section 5.17.

#### 4.2 Recommended Operating Conditions

All voltages are referenced to VSS unless otherwise stated. Currents flowing into DA9063 are deemed positive; currents flowing out are deemed negative. All parameters are valid over the recommended temperature range and power supply range unless otherwise stated. Please note that the power dissipation must be limited to avoid overheating of DA9063.

**Table 5: Recommended Operating Conditions** 

Parameter	Description	Conditions	Min	Тур	Max	Unit
TJ	Junction temperature		-40		+125	°C
Vsys, Vchg_wake	Supply voltage		0		5.5	V
V <sub>BBAT</sub>	Backup supply voltage		0		3.15	V
V <sub>DD_IO1/2</sub>	Supply voltage IO	Note 1	1.2		3.6	V
V <sub>TP</sub>	TP programming supply	Note 4	7.25	7.5	7.75	V

Datasheet Revision 2.2 12-Mar-2019

Note 2 Maximum 6.0 V. An internal node VDDREF is defined as the higher rail of CHG\_WAKE and VSYS.

Note 3 Voltage on TP pin should be 0 V except during in-circuit programming.



Parameter	Description	Conditions	Min	Тур	Max	Unit
Іоит	BUCKCORE1, BUCKCORE2, BUCKPRO	Note 2			2500	mA
l <sub>оит</sub>	BUCKMEM, BUCKIO, BUCKPERI	Note 2			1500	mA
0	Thermal resistance	100 VFBGA package Note 3		27.7		°C/W
θја	junction to ambient	100 TFBGA package Note 3		26.1		°C/W
θις	Thermal resistance junction to case	100 TFBGA package Note 3		10.67		°C/W
Maximum power	Maximum power dissipation, see	100 VFBGA  Derating factor above  T <sub>A</sub> = 70 °C: 36.1 mW/°C (1/θ <sub>JA</sub> )	2000			mW
P <sub>D</sub>	Section 4.2.1	100 TFBGA  Derating factor above  T <sub>A</sub> = 70 °C: 38.3 mW/°C (1/θ <sub>JA</sub> )	2100			mW

- Note 1 V<sub>DDIO1/2</sub> must not exceed V<sub>DDREF</sub>.
- **Note 2** For short durations to meet peak current requirements  $I_{OUT}$  can be operated at up to 10 % higher than the specified maximum operating condition. The part should not be operated in this mode for extended periods and is not guaranteed for continuous operation.
- Note 3 Obtained from package thermal simulations, JEDEC 2S2P four layer board (76.2 mm x 114 mm x 1.6 mm), 70 µm (2 oz) copper thickness power planes, 35 µm (1 oz) copper thickness signal layer traces, natural convection (still air), see Section 3.13.1.
- Note 4 Voltage on TP pin should be 0 V except during in-circuit programming.



#### **4.2.1 Power Derating Curves**




Figure 5: 100 VFBGA Power Derating Curve

**Table 6: Typical Temperatures** 

	T <sub>A</sub> = 70 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C
T <sub>J_WARN</sub>	P <sub>D</sub> = 1.99 W	P <sub>D</sub> = 1.44 W	$P_D = 0.72 \text{ W}$
T <sub>J_CRIT</sub>	P <sub>D</sub> = 2.53 W	P <sub>D</sub> = 1.99 W	P <sub>D</sub> = 1.26 W






Figure 6:100 TFBGA Power Derating Curve

**Table 7: Typical Temperatures** 

	T <sub>A</sub> = 70 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C
T <sub>J_WARN</sub>	P <sub>D</sub> = 2.11 W	$P_D = 1.53  W$	$P_D = 0.77 \text{ W}$
T <sub>J_CRIT</sub>	P <sub>D</sub> = 2.68 W	P <sub>D</sub> = 2.11 W	P <sub>D</sub> = 1.34 W



### **4.3 Typical Current Consumption**

**Table 8: Typical Current Consumption** 

Operating Mode	Conditions (Note 1)	Backup Device	Battery	Unit
NO-POWER mode (POR)	2.4 V > V <sub>DDREF</sub> > V <sub>BBAT</sub> > 1.5 V	0	16	μA
DELIVERY mode Note 2	V <sub>BBAT</sub> > V <sub>DDREF</sub> > 1.5 V	0.5 0.4 Note		μA
	VDDREF > VBBAT > 1.5 V	0	1.5	
RTC mode Note 2	V <sub>BBAT</sub> > V <sub>DDREF</sub> > 2.0 V	1.4	1.06 Note 3	μΑ
	V <sub>DDREF</sub> > V <sub>BBAT</sub> > 2.0 V	0.05	7	
	V <sub>DDREF</sub> > 2.2 V, supplies off (except LDOCORE), RTC on, pulsed mode:			
RESET mode	V <sub>BBAT</sub> > V <sub>DDREF</sub>	1.6	11	μΑ
	V <sub>BBAT</sub> < V <sub>DDREF</sub>	0.05	18	
LOW-POWER mode	Vsys > VDD_FAULT_LOWER, supplies off (except LDOCORE), all blocks in POWERDOWN mode, RTC on, pulsed mode with limited parametric compliance		18	μA
POWERDOWN mode (Hibernate)	V <sub>SYS</sub> > V <sub>DD_FAULT_LOWER</sub> , supplies off (except LDOCORE), all blocks in POWERDOWN mode, RTC on		40	μА
POWERDOWN mode (Standby)	BUCKCORE, LDOCORE, LDO2, 4, 5 enabled, RTC and GPIO unit on		65 Note 4	μА
ACTIVE mode	All supplies, GPIO, RTC and GPADC on		320	μΑ

- **Note 1** nONKEY/CHG\_WAKE/V<sub>DDREF</sub> detection circuit is enabled in all modes.
- Note 2 See V<sub>BBAT</sub> current in RTC or DELIVERY modes [1]
- Note 3  $0 \mu A$  if no main battery available.
- Note 4 Regulators are running in SLEEP mode.



### 4.4 Digital I/O Characteristics

Table 9: Digital I/O Electrical Characteristics,  $T_J = -40$  °C to +125 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
.,	GPI0 to GPI15, nOFF, nSHUTDOWN	VDDCORE mode	1.0		V <sub>SYS</sub>	.,
ViH	SYS_EN, PWR_EN, PWR1_EN Input High Voltage	VDD_IO2 mode	0.7*VDD_IO2		V <sub>SYS</sub>	V
VIL	GPI0 to GPI15, nOFF, nSHUTDOWN SYS EN, PWR EN,	VDDCORE mode	-0.3		0.4	V
VIL	PWR1_EN Input Low Voltage	VDD_IO2 mode VDD_IO2 ≥ 1.5V	-0.3		0.3*VDD_IO2	·
V <sub>IH</sub>	nONKEY, CHG_WAKE Input High Voltage		1.0		Vsys	V
V <sub>IL</sub>	nONKEY, CHG_WAKE Input Low Voltage		-0.3		0.4	V
	CLK, DATA, SK, SI	VDDCORE mode	1.0			V
V <sub>IH</sub>	(2-WIRE mode) Input High Voltage	VDD_IO2 mode	0.7*VDD_IO2			V
	CLK, DATA, SK, SI	VDDCORE mode			0.4	
VIL	(2-WIRE mode) Input Low Voltage	VDD_IO2 mode VDD_IO2 ≥ 1.5V			0.3*VDD_IO2	V
VIH	SK, nCS, SI (4-WIRE mode) Input High Voltage		0.7*VDD_IOx			V
VIL	SK, nCS, SI (4-WIRE mode) Input Low Voltage				0.3*VDD_IOx	V
Vон	GPO0 to GPO15, nVDD_FAULT, SO, nRESET, nIRQ, E_GPI_2, COMP1V2,	IouT = -1 mA VDD_IO1 ≥ 1.5 V VDD_IO1 mode	0.8*VDD_IO1			V
VOH	OUT_32K, OUT_32K_2 Output High Voltage	I <sub>OUT</sub> = -1 mA VDD_IO2 ≥ 1.5 V VDD_IO2 mode	0.8*VDD_IO2			V
Vон	GPO1, 3 to 6, 10, and 12 to 15, DATA, SI (2- WIRE mode) SO, nRESET, nIRQ, GP_FB2 Output High Voltage	Open drain			Vddref	V



Parameter	Description	Conditions	Min	Тур	Max	Unit
Vol	GPO0 to GPO15, SO, nVDD_FAULT, nRESET (Note 1), nIRQ (Note 1), GP_FB2, E_GPI_2, COMP1V2, OUT_32K, OUT_32K_2, Output Low Voltage	Iout = 1 mA			0.3	V
VoL	DATA, SI (2-WIRE mode) Output Low Voltage	I <sub>OUT</sub> = 3 mA			0.24	V
VoL	SI (2-WIRE mode) Output Low Voltage	lоuт = 8 mA			0.4	V
C <sub>IN</sub>	CLK, DATA, SK, SI Input Capacitance				10	pF
		Fast C <sub>B</sub> < 550 pF	20 + 0.1 Cb		120	
<b>t</b> fDA	SI (2-WIRE MODE) Data Fall Time	HS 10 < C <sub>B</sub> < 100 pF	10		40	ns
		HS C <sub>B</sub> < 400 pF	20		80	
	Sink current capability GPO 10, 11, 14, 15	V <sub>GPIO</sub> = 0.4 V Note 2		11		mA
	Source current capability GPO 10, 11,14,15	V <sub>GPIO</sub> = 0.8*VDD_IO1/2 Note 2		-4		mA
	Sink current capability GPO 0 to 9, 12, 13	V <sub>GPIO</sub> = 0.3 V		1		mA
	Source current capability GPO 0 to 9, 12, 13	V <sub>GPIO</sub> = 0.8*VDD_IO1/2 Note 3		-1		mA
	GPI pull-down resistor		50	100	250	kΩ
		VDD_IO1/2 = 1.5 V	60	180	310	
	GPO pull-up resistor Note 4	VDD_IO1/2 = 1.8 V	45	120	190	kΩ
		VDD_IO1/2 = 3.3 V	20	40	60	

**Note 1** Electrical characteristics are guaranteed down to  $V_{DDREF} = 2.0 \text{ V}$  ( $V_{POR\_LOWER}$ ). For lower voltages the port continues operating with reduced performance.

Note 2 At low V<sub>DDREF</sub> values and high temperatures, the sink current capability is reduced.

**Note 3** For VDD\_IO1/2 < 1.5 V the source current capability is reduced.

Note 4 V(PAD) = 0 V.



#### 4.5 Watchdog

Table 10: Watchdog, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
_	Minimum Watahdag tima	External 32 kHz oscillator			0.11	S
I WD_MIN	Minimum Watchdog time	Internal 25 kHz oscillator			0.2	S
T <sub>WD_MAX</sub>	Maximum Watchdog time	External 32 kHz oscillator	2			S
		Internal 25 kHz oscillator	2.5			

## 4.6 Power Manager and HS-2-Wire Control Bus




Figure 7: 2-Wire Bus Timing

Table 11: Power Manager and HS-2-Wire Control Bus Electrical Characteristics,  $T_J$  = -40  $^{\circ}$ C to +125  $^{\circ}$ C

Parameter	Description	Conditions	Min	Тур	Max	Unit
	Bus free time STOP to START		0.5			μs
Св	Bus line capacitive load				150	pF
Standard/Fas	t/Fast+ Mode					
	CLK clock frequency	VDD_IO2 ≥ 1.5 V Note 1	0		1000	kHz
	Bus free time STOP to START		0.5			μs
	Start condition set-up time		0.26			μs
STH	Start condition hold time		0.26			μs
CLKL	CLK low time		0.5			μs
CLKH	CLK high time		0.26			μs
	2-WIRE CLK and DATA rise time	(input requirement)			1000	ns
	2-WIRE CLK and DATA fall time	(input requirement)			300	ns

Datasheet Revision 2.2 12-Mar-2019



Parameter	Description	Conditions	Min	Тур	Max	Unit
DST	Data set-up time		50			ns
DHT	Data hold-time		0			ns
	Data valid time				0.45	μs
	Data valid time acknowledge				0.45	μs
TSS	Stop condition set-up time		0.26			μs
High Speed N	<b>l</b> lode					
	CLK clock frequency	VDD_IO2 ≥ 1.8 V Note 1	0		3400	kHz
	Start condition set-up time		160			ns
STH	Start condition hold time		160			ns
CLKL	CLK low time		160			ns
CLKH	CLK high time		60			ns
	2-WIRE CLKH and SDAH rise/fall time	Input requirement			160	ns
DST	Data set-up time		10			ns
DHT	Data hold-time		0			ns
TSS	Stop condition set-up time		160			ns

Note 1 Minimum clock frequency is 10 kHz if TWOWIRE\_TO is enabled.

#### 4.7 4-Wire Control Bus




Figure 8: 4-Wire Bus Timing

Note 1 The above timing is valid for active-low and high CS.



Table 12: 4-Wire Control Bus, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Description	Label in Plot	Min	Тур	Max	Unit
Св	Bus line capacitive load				100	pF
tc	Cycle time	1	70			ns
tcss	Enable lead time	2, from nCS active to first SK edge	20			ns
tscs	Enable lag time	3, from last SK edge to nCS idle	20			ns
tcL	Clock low time	4	0.4 * tc			ns
tсн	Clock high time	5	0.4 * t <sub>C</sub>			ns
tsis	Data-in set-up time	6	5			ns
tsiH	Data-in hold time	7	5			ns
t <sub>SOV</sub>	Data-out valid time	8			22	ns
tsoн	Data-out hold time	9	6			ns
twcs	CS inactive time	11	20			ns



### 4.8 LDO Voltage Regulators

#### 4.8.1 LDO1

Table 13: LDO1, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
		V <sub>DD</sub> = V <sub>SYS</sub>	2.8			
$V_{DD}$	Input voltage	If supplied from buck	1.5 Note 1		5.5	V
V <sub>LDO</sub>	Output voltage		0.6	Note 2	1.86	V
VLDO_ACC	Output accuracy	V <sub>DD</sub> = V <sub>SYS</sub> = 2.8 V to 5.5 V I <sub>OUT</sub> = 100 mA Including static line/load regulation	-3		+3	%
Соит	Stabilization capacitor	Including voltage and temperature coefficient at configured VLDO1	-55 %	1.0	+35 %	μF
RCOUT_ESR	Output capacitor ESR	f > 1 MHz Including wiring parasitics	0		300	mΩ
IOUT_MAX	Output current	V <sub>DD</sub> = V <sub>SYS</sub> = 2.8 V to 5.5 V	100			mA
ISHORT	Short circuit current			200		mA
ISLEEP	Maximum forced sleep mode current	V <sub>DD</sub> ≥ 1.8 V	10			mA
V <sub>DROPOUT</sub>	Dropout voltage	$V_{DD} = V_{SYS} > 2.8 \text{ V}$ $I_{OUT} = 100 \text{ mA}$ $(V_{DD} = 1.5 \text{ V}, I_{OUT} = I_{MAX}/3)$		100	150	mV
V <sub>S_LINE</sub>	Static line regulation	V <sub>DD</sub> = V <sub>SYS</sub> = 3.0 V to 5.5 V I <sub>OUT</sub> = 100 mA		1	5	mV
Vs_LOAD	Static load regulation	I <sub>OUT</sub> = 1 mA to 100 mA		5	10	mV
V <sub>TR_LINE</sub>	Line transient response	$V_{DD} = V_{SYS} = 3.0 \text{ V to } 3.6 \text{ V}$ $I_{OUT} = 100 \text{ mA}$ $tr = tf = 10 \mu\text{s}$		5	10	mV
VTR_LOAD	Load transient response	V <sub>DD</sub> = 3.6 V I <sub>OUT</sub> = 1 mA to 100 mA tr = tf = 1 μs		30	50	mV
PSRR Note 3	PSRR	$f = 10 \text{ Hz to } 10 \text{ kHz}, 25 ^{\circ}\text{C}$ $V_{DD} = 3.6 \text{ V}, I_{OUT} = I_{MAX}/2$ $V_{DD} - V_{LDO} \ge 0.6 \text{ V}$	50	60		dB
N	Output noise	V <sub>DD</sub> = V <sub>SYS</sub> = 3.6 V, V <sub>LDO</sub> = 1.8 V I <sub>OUT</sub> = 5 mA to I <sub>MAX</sub> f = 10 Hz to 100 kHz, 25 °C		70		μV rms
IQ_ON	Quiescent current in ON mode	Note 4		9 + 0.7 % of louт		μА
IQ_SLEEP	Quiescent current forced sleep mode			1.5 + 1.4% of		μΑ



Parameter	Description	Conditions	Min	Тур	Max	Unit
				Іоит		
I <sub>Q_OFF</sub>	Quiescent current OFF mode			1		μΑ
	Turn-on time	10 % to 90 %			300	
t <sub>ON</sub>		SLEEP mode			390	μs
t <sub>OFF</sub>	Turn off time	90 % to 10% Pull-down resistor enabled			1	ms
Roff	Pull-down resistance in OFF mode	Can be disabled via LDO1_PD_DIS		55		Ω

- **Note 1** Max output current is 30 % when the input voltage is 1.5 V.
- Note 2 Programmable in 20 mV voltage steps.
- Note 3 Measured at point of load.
- Note 4 Internal regulator current flowing to ground.

#### 4.8.2 LDO2

Table 14: LDO2,  $T_J = -40$  °C to +125 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
		V <sub>DD</sub> = V <sub>SYS</sub>	2.8			
V <sub>DD</sub>	Input voltage	If supplied from buck	1.5 Note 1		5.5	V
V <sub>LDO</sub>	Output voltage		0.6	Note 2	1.86	V
V <sub>LDO_ACC</sub>	Output accuracy	V <sub>DD</sub> = V <sub>SYS</sub> = 2.8 V to 5.5 V l <sub>OUT</sub> = 200 mA Including static line/load regulation	-3		+3	%
Соит	Stabilization capacitor	Including voltage and temperature coefficient at configured VLDO2	-55 %	2.2	+35 %	μF
RCOUT_ESR	Output capacitor ESR	f > 1 MHz including wiring parasitics	0		300	mΩ
I <sub>OUT_MAX</sub>	Output current	$V_{DD} = V_{SYS} = 2.8 \text{ V to } 5.5 \text{ V}$	200			mA
Ishort	Short circuit current			400		mA
ISLEEP	Maximum forced sleep mode current	V <sub>DD</sub> ≥ 1.8 V	20			mA
Vdropout	Dropout voltage	$V_{DD} = V_{SYS} > 2.8 \text{ V}$ $I_{OUT} = 200 \text{ mA}$ $(V_{DD} = 1.5 \text{ V}, I_{OUT} = I_{MAX}/3)$		100	150	mV
Vs_LINE	Static line regulation	$V_{DD} = V_{SYS} = 3.0 \text{ V to } 5.5 \text{ V}$ $I_{OUT} = 200 \text{ mA}$		1	5	mV
V <sub>S_LOAD</sub>	Static load regulation	I <sub>OUT</sub> = 1 mA to 200 mA		5	10	mV



Parameter	Description	Conditions	Min	Тур	Max	Unit
V <sub>TR_</sub> LINE	Line transient response	$V_{DD} = V_{SYS} = 3.0 \text{ V to } 3.6 \text{ V}$ $I_{OUT} = 100 \text{ mA}$ $tr = tf = 10  \mu\text{s}$		5	10	mV
VTR_LOAD	Load transient response	$V_{DD} = 3.6 \text{ V}$ $I_{OUT} = 1 \text{ mA to } 200 \text{ mA}$ $tr = tf = 1  \mu\text{s}$		30	50	mV
PSRR Note 3	PSRR	$ f = 10 \text{ Hz to } 10 \text{ kHz }, 25 \text{ °C} $ $ V_{DD} = 3.6 \text{ V}, I_{OUT} = I_{MAX}/2 $ $ V_{DD} - V_{LDO} \ge 0.6 \text{ V} $	50	60		dB
N	Output noise	$V_{DD} = V_{SYS} = 3.6 \text{ V}$ $V_{LDO} = 1.8 \text{ V}$ $I_{OUT} = 5 \text{ mA to } I_{MAX}$ $f = 10 \text{ Hz to } 100 \text{ kHz, } 25 \text{ °C}$		70		μV rms
IQ_ON	Quiescent current in ON mode	Note 4		9 + 0.4% of I <sub>OUT</sub>		μА
IQ_SLEEP	Quiescent current forced sleep mode			1.5 + 0.9% of Іоит		μА
I <sub>Q_OFF</sub>	Quiescent current OFF mode			1		μA
<b>+</b>	Turn-on time	10 to 90%			150	
ton	rum-on time	SLEEP mode			195	μs
t <sub>OFF</sub>	Turn off time	90 to 10%, pull-down resistor enabled			1	ms
Roff	Pull-down resistance in OFF mode	Can be disabled via LDO2_PD_DIS		55		Ω

- Note 1 Max output current is 30% when the input voltage is 1.5 V.
- Note 2 Programmable in 20 mV voltage steps.
- Note 3 Measured at point of load.
- Note 4 Internal regulator current flowing to ground.

#### 4.8.3 LDO3

Table 15: LDO3,  $T_J = -40$  °C to +125 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
		V <sub>DD</sub> = V <sub>SYS</sub>	2.8			
V <sub>DD</sub>	Input voltage	If supplied from buck	(1.5) Note 1		5.5	V
V <sub>LDO</sub>	Output voltage		0.9	Note 2	3.44	V
V <sub>LDO_ACC</sub>	Output accuracy Note 3	V <sub>DD</sub> = V <sub>SYS</sub> = 2.8V to 5.5 V I <sub>OUT</sub> = 200 mA Including static line/load regulation	-ვ		+3	%



Parameter	Description	Conditions	Min	Тур	Max	Unit
Соит	Stabilization capacitor	Including voltage and temperature coefficient at configured VLDO3	-55%	2.2	+35%	μF
R <sub>COUT_ESR</sub>	Output capacitor ESR	f > 1 MHz including wiring parasitics	0		300	mΩ
IOUT_MAX	Output current	V <sub>DD</sub> = V <sub>SYS</sub> = 2.8 V to 5.5 V	200			mA
Ishort	Short circuit current			400		mA
I <sub>SLEEP</sub>	Maximum forced sleep mode current	V <sub>DD</sub> ≥ 1.8 V	20			mA
VDROPOUT	Dropout voltage	V <sub>DD</sub> = V <sub>SYS</sub> > 2.8 V I <sub>OUT</sub> = 100 mA (V <sub>DD</sub> = 1.5 V, I <sub>OUT</sub> = I <sub>MAX</sub> /3)		100	150	mV
V <sub>S_LINE</sub>	Static line regulation	V <sub>DD</sub> = V <sub>SYS</sub> = 3.0 V to 5.5 V I <sub>OUT</sub> = 200 mA		1	5	mV
V <sub>S_LOAD</sub>	Static load regulation	I <sub>OUT</sub> = 1 mA to 200 mA		5	10	mV
V <sub>TR_LINE</sub>	Line transient response	V <sub>DD</sub> = V <sub>SYS</sub> = 3.0 V to 3.6 V l <sub>OUT</sub> = 100 mA tr = tf = 10 µs		5	10	mV
$V_{TR\_LOAD}$	Load transient response	$V_{DD} = 3.6 \text{ V}$ $I_{OUT} = 1 \text{ mA to } 200 \text{ mA}$ $tr = tf = 1  \mu\text{s}$		30	50	mV
PSRR Note 4	PSRR	f = 10  Hz to  10  kHz,  25  °C $V_{DD} = 3.6 \text{ V, } I_{OUT} = I_{MAX}/2$ $V_{DD} - V_{LDO} \ge 0.6 \text{ V}$	50	60		dB
N	Output noise	V <sub>DD</sub> = V <sub>SYS</sub> = 3.6 V, V <sub>LDO</sub> = 2.8 V I <sub>OUT</sub> = 5 mA to I <sub>MAX</sub> f = 10 Hz to 100 kHz, 25 °C		70		μV rms
I <sub>Q_ON</sub>	Quiescent current in ON mode	Note 5		9 + 0.45% of l <sub>OUT</sub>		μA
I <sub>Q_</sub> SLEEP	Quiescent current forced sleep mode			1.5 + 1.0% of Іоит		μA
IQ_OFF	Quiescent current OFF mode			1		μA
tou	Turn on time	10 to 90%			300	110
ton	Turn-on time	SLEEP mode			390	μs
toff	Turn off time	90 % to 10 % Pull-down resistor enabled			1	ms
Roff	Pull-down resistance in OFF mode	Can be disabled via LDO3_PD_DIS		55		Ω
Bypass Mod	de					
	Dynaga an registance	V <sub>DD</sub> > 2.2 V		0.5	0.7	
Ron	Bypass on-resistance	V <sub>DD</sub> > 1.8 V			1.0	Ω

Datasheet Revision 2.2 12-Mar-2019



Parameter	Description	Conditions	Min	Тур	Max	Unit
ILIM	Current limit in Bypass mode			380		mA
I <sub>Q_BYPASS</sub>	Quiescent current in Bypass mode			50	100	μΑ

- Note 1 Max output current is 30% when the input voltage is 1.5 V.
- Note 2 Programmable in 20 mV voltage steps.
- Note 3 Accuracy values not applicable if bypass mode has been configured.
- Note 4 Measured at point of load.
- Note 5 Internal regulator current flowing to ground.



#### 4.8.4 LDO4

Table 16: LDO4, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
		V <sub>DD</sub> = V <sub>SYS</sub>	2.8			
$V_{DD}$	Input voltage	If supplied from buck	1.5 Note 1		5.5	V
V <sub>LDO</sub>	Output voltage		0.9	Note 2	3.44	V
VLDO_ACC	Output accuracy Note 3	V <sub>DD</sub> = V <sub>SYS</sub> = 2.8 V to 5.5 V I <sub>OUT</sub> = 200 mA Including static line/load regulation	-3		+3	%
Соит	Stabilization capacitor	Including voltage and temperature coefficient at configured VLDO4	-55 %	2.2	+35 %	μF
RCOUT_ESR	Output capacitor ESR	f > 1 MHz Including wiring parasitics	0		300	mΩ
I <sub>OUT_MAX</sub>	Output current	$V_{DD} = V_{SYS} = 2.8 \text{ V to } 5.5 \text{ V}$	200			mA
Ishort	Short circuit current			400		mA
ISLEEP	Maximum forced sleep mode current	V <sub>DD</sub> ≥ 1.8 V	30			mA
V <sub>DROPOUT</sub>	Dropout voltage	$V_{DD} = V_{SYS} > 2.8 \text{ V}$ $I_{OUT} = 200 \text{ mA}$ $(V_{DD} = 1.5 \text{ V}, I_{OUT} = I_{MAX}/3)$		100	150	mV
Vs_line	Static line regulation	V <sub>DD</sub> = V <sub>SYS</sub> = 3.0 V to 5.5 V I <sub>OUT</sub> = 200 mA		1	5	mV
V <sub>S_LOAD</sub>	Static load regulation	I <sub>OUT</sub> = 1 mA to 200 mA		5	10	mV
VTR_LINE	Line transient response	$V_{DD} = V_{SYS} = 3.0 \text{V to } 3.6 \text{ V}$ $I_{OUT} = 100 \text{ mA}$ $tr = tf = 10  \mu\text{s}$		5	10	mV
V <sub>TR_LOAD</sub>	Load transient response	$V_{DD} = 3.6 \text{ V}$ $I_{OUT} = 1 \text{ mA to } 200 \text{ mA}$ $tr = tf = 1  \mu\text{s}$		30	50	mV
PSRR Note 4	PSRR	$ f = 10 \; Hz \; to \; 10 \; kHz \; , \; 25 \; ^{\circ}C \\ V_{DD} = 3.6 \; V, \; I_{OUT} = I_{MAX}/2 \\ V_{DD} - V_{LDO} \geq 0.6 \; V $	50	60		dB
N	Output noise	$V_{DD} = V_{SYS} = 3.6 \text{ V},$ $V_{LDO} = 2.8 \text{ V}$ $I_{OUT} = 5 \text{ mA to } I_{MAX}$ $f = 10 \text{ Hz to } 100 \text{ kHz}, 25 \text{ °C}$		70		μV rms
IQ_ON	Quiescent current in ON mode	Note 5		9 + 0.4% of Іоит		μΑ
I <sub>Q_SLEEP</sub>	Quiescent current forced sleep mode			1.5 + 1.0% of І <sub>оит</sub>		μΑ



Parameter	Description	Conditions	Min	Тур	Max	Unit
IQ_OFF	Quiescent current OFF mode			1		μА
	Turn-on time	10 % to 90%			300	
ton		SLEEP mode			390	μs
toff	Turn off time	90 % to 10% Pull-down resistor enabled			1	ms
Roff	Pull-down resistance in OFF mode	Can be disabled via LDO4_PD_DIS		55		Ω
Bypass mod	le	·				
D	Division on varietaire	V <sub>DD</sub> > 2.2 V		0.5	0.7	
Ron	Bypass on-resistance	V <sub>DD</sub> > 1.8 V			1.0	Ω
Ішм	Current limit in Bypass mode			175		mA
I <sub>Q_BYPASS</sub>	Quiescent current in Bypass mode			50	100	μA

- Note 1 Max output current is 30% when the input voltage is 1.5 V.
- Note 2 Programmable in 20 mV voltage steps.
- Note 3 Accuracy values not applicable if bypass mode has been configured.
- Note 4 Measured at point of load.
- Note 5 Internal regulator current flowing to ground.

#### 4.8.5 LDO5

Table 17: LDO5, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
		V <sub>DD</sub> = V <sub>SYS</sub>	2.8			
V <sub>DD</sub>	Input voltage	If supplied from buck	1.5 Note 1		5.5	<b>V</b>
V <sub>LDO</sub>	Output voltage		0.9	Note 2	3.6	V
VLDO_ACC	Output accuracy	V <sub>DD</sub> = V <sub>SYS</sub> = 2.8 V to 5.5 V I <sub>OUT</sub> = 100 mA Including static line/load regulation	-3		+3	%
Соит	Stabilization capacitor	Including voltage and temperature coefficient at configured VLDO5	-55 %	1.0	+35 %	μF
RCOUT_ESR	Output capacitor ESR	f > 1 MHz Including wiring parasitics	0		300	mΩ
Іоит_мах	Output current	$V_{DD} = V_{SYS} = 2.8 \text{ V to } 5.5 \text{ V}$	100			mA
Ishort	Short circuit current			200		mA
ISLEEP	Maximum forced sleep mode current	V <sub>DD</sub> ≥ 1.8 V	20			mA



Parameter	Description	Conditions	Min	Тур	Max	Unit
Vdropout	Dropout voltage	$V_{DD} = V_{SYS} > 2.8 \text{ V}$ $I_{OUT} = 100 \text{ mA}$ $(V_{DD} = 1.5 \text{ V}, I_{OUT} = I_{MAX}/3)$		100	150	mV
V <sub>S_LINE</sub>	Static line regulation	$V_{DD} = V_{SYS} = 3.0 \text{ V to } 5.5 \text{ V}$ $I_{OUT} = 100 \text{ mA}$		1	5	mV
Vs_LOAD	Static load regulation	I <sub>OUT</sub> = 1 mA to 100 mA		5	10	mV
VTR_LINE	Line transient response	$V_{DD} = V_{SYS} = 3.0 \text{ V to } 3.6 \text{ V}$ $I_{OUT} = 100 \text{ mA}$ $tr = tf = 10  \mu\text{s}$		5	10	mV
Vtr_load	Load transient response	$V_{DD} = 3.6 \text{ V}$ $I_{OUT} = 1 \text{ mA to } 100 \text{ mA}$ $tr = tf = 1  \mu\text{s}$		30	50	mV
PSRR Note 3	PSRR	$ f = 10 \ Hz \ to \ 10 \ kHz \ , \ 25 \ ^{\circ}C $ $ V_{DD} = 3.6 \ V, \ I_{OUT} = I_{MAX}/2 $ $ V_{DD} - V_{LDO} \ge 0.6 \ V $	50	60		dB
N	Output noise	$\begin{split} V_{DD} &= V_{sys} = 3.6 \text{ V}, \\ V_{LDO} &= 2.8 \text{ V} \\ I_{OUT} &= 5 \text{ mA to I}_{MAX} \\ f &= 10 \text{ Hz to } 100 \text{ kHz}, 25 \text{ °C} \end{split}$		70		μV rms
I <sub>Q_ON</sub>	Quiescent current in ON mode	Note 4		9 + 0.9 % of I <sub>OUT</sub>		μA
IQ_SLEEP	Quiescent current forced sleep mode			1.5 + 1.6 % of louт		μA
I <sub>Q_OFF</sub>	Quiescent current OFF mode			1		μA
tou	Turn on time	10 % to 90 %			350	μs
ton	Turn-on time	SLEEP mode			450	
t <sub>OFF</sub>	Turn off time	90 % to 10 % Pull-down resistor enabled			1	ms
Roff	Pull-down resistance in OFF mode	Can be disabled via LDO5_PD_DIS		55		Ω

- Note 1 Max output current is 30% when the input voltage is 1.5 V.
- Note 2 Programmable in 50 mV voltage steps.
- Note 3 Measured at point of load.
- **Note 4** Internal regulator current flowing to ground.



#### 4.8.6 LDO6

Table 18: LDO6,  $T_J = -40$  °C to +125 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
V <sub>DD</sub>	Input voltage	V <sub>DD</sub> = V <sub>SYS</sub>	2.8		5.5	٧
		If supplied from buck	1.5 Note 1			
V <sub>LDO</sub>	Output voltage		0.9	Note 2	3.6	V
VLDO_ACC	Output accuracy	V <sub>DD</sub> = V <sub>SYS</sub> = 2.8 V o 5.5 V I <sub>OUT</sub> = 200 mA Including static line/load regulation	-3		+3	%
Соит	Stabilization capacitor	Including voltage and temperature coefficient at configured VLDO6	-55%	2.2	+35%	μF
R <sub>COUT_ESR</sub>	Output capacitor ESR	f > 1 MHz Including wiring parasitics	0		300	mΩ
I <sub>OUT_MAX</sub>	Output current	$V_{DD} = V_{SYS} = 2.8 \text{ V to } 5.5 \text{ V}$	200			mA
Ishort	Short circuit current			400		mA
ISLEEP	Maximum forced sleep mode current	V <sub>DD</sub> ≥ 1.8 V	30			mA
V <sub>DROPOUT</sub>	Dropout voltage	$V_{DD} = V_{SYS} > 2.8 \text{ V}$ $I_{OUT} = 200 \text{ mA}$ $(V_{DD} = 1.5 \text{ V}, I_{OUT} = I_{MAX}/3)$		100	150	mV
V <sub>S_LINE</sub>	Static line regulation	V <sub>DD</sub> = V <sub>SYS</sub> = 3.0 V to 5.5 V I <sub>OUT</sub> = 200 mA		1	5	mV
$V_{S\_LOAD}$	Static load regulation	I <sub>OUT</sub> = 1 mA to 200 mA		5	10	mV
VTR_LINE	Line transient response	$V_{DD} = V_{SYS} = 3.0 \text{ V to } 3.6 \text{ V}$ $I_{OUT} = 100 \text{ mA}$ $tr = tf = 10  \mu\text{s}$		5	10	mV
Vtr_load	Load transient response	$V_{DD} = 3.6 \text{ V}$ $I_{OUT} = 1 \text{ mA to } 200 \text{ mA}$ $tr = tf = 1  \mu\text{s}$		30	50	mV
PSRR Note 3	PSRR	$V_{DD} = 3.6 \text{ V},$ $I_{OUT} = I_{MAX}/2$ $V_{DD} - V_{LDO} \ge 0.6 \text{ V}, 25 \text{ °C}$				dB
		f = 10 Hz to 1 kHz,	70	80		
		f = 1 kHz to 10 kHz	60	70		
		f = 10 kHz to 100 kHz	40	50		
N	Output noise	V <sub>DD</sub> = V <sub>SYS</sub> = 3.6 V, V <sub>LDO</sub> = 2.8 V I <sub>OUT</sub> = 5 mA to I <sub>MAX</sub> f = 10 Hz to 100 kHz, 25 °C		35		μV rms



Parameter	Description	Conditions	Min	Тур	Max	Unit
IQ_ON	Quiescent current in ON mode	Note 4		9+0.45 % of I <sub>OUT</sub>		μА
I <sub>Q_SLEEP</sub>	Quiescent current forced sleep mode			2+1.0 % of I <sub>OUT</sub>		μА
IQ_OFF	Quiescent current OFF mode			1		μA
4	Turn-on time	10 % to 90 %			200	μs
ton	Turn-on time	SLEEP mode			260	
toff	Turn off time	90 % to 10 % Pull-down resistor enabled			1	ms
R <sub>OFF</sub>	Pull-down resistance in OFF mode	Can be disabled via LDO6_PD_DIS		55		Ω

- **Note 1** Max output current is 30% when the input voltage is 1.5 V.
- Note 2 Programmable in 50 mV voltage steps.
- Note 3 Measured at point of load.
- Note 4 Internal regulator current flowing to ground.

#### 4.8.7 LDO7

Table 19: LDO7, T<sub>J</sub> = -40 °C to 125 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
		V <sub>DD</sub> = V <sub>SYS</sub>	2.8			
V <sub>DD</sub> Input voltage	Input voltage	If supplied from buck	1.5 Note 1		5.5	V
V <sub>LDO</sub>	Output voltage		0.9	Note 2	3.6	V
VLDO_ACC	Output accuracy Note 3	$V_{DD} = V_{SYS} = 2.8 \text{ V to } 5.5 \text{ V}$ $I_{OUT} = 200 \text{ mA}$ Including static line/load regulation	-3		+3	%
Соит	Stabilization capacitor	Including voltage and temperature coefficient at configured VLDO7	-55 %	2.2	+35 %	μF
R <sub>COUT_ESR</sub>	ESR of capacitor	f > 1 MHz Including track impedance	0		300	mΩ
IOUT_MAX	Maximum output current	$V_{DD} = V_{SYS} = 2.8 \text{ V to } 5.5 \text{ V}$	200			mΑ
Ishort	Short circuit current			400		mA
ISLEEP	Maximum forced sleep mode current	V <sub>DD</sub> ≥ 1.8 V	30			mA
Vdropout	Dropout voltage	V <sub>DD</sub> = V <sub>SYS</sub> > 2.8 V I <sub>OUT</sub> = 200 mA (V <sub>DD</sub> = 1.5 V, I <sub>OUT</sub> = I <sub>MAX</sub> /3)		100	150	mV



Parameter	Description	Conditions	Min	Тур	Max	Unit
V <sub>S_LINE</sub>	Static line regulation	V <sub>DD</sub> = V <sub>SYS</sub> = 3.0V to 5.5 V I <sub>OUT</sub> = 200 mA		1	5	mV
V <sub>S_LOAD</sub>	Static load regulation	I <sub>OUT</sub> = 1 mA to 200 mA		5	10	mV
VTR_LINE	Line transient response	$V_{DD} = V_{SYS} = 3.0 \text{ V to } 3.6 \text{ V}$ $I_{OUT} = 100 \text{ mA}$ $tr = tf = 10 \mu\text{s}$		5	10	mV
VTR_LOAD	Load transient response	$V_{DD} = 3.6 \text{ V}$ $I_{OUT} = 1 \text{ mA to } 200 \text{ mA}$ $tr = tf = 1  \mu\text{s}$		30	50	mV
PSRR Note 4	PSRR	$ f = 10 \text{ Hz to } 10 \text{ kHz}, 25 \text{ °C} $ $ V_{DD} = 3.6 \text{ V}, I_{OUT} = I_{MAX}/2 $ $ V_{DD} - V_{LDO} \ge 0.6 \text{ V} $	50	60		dB
N	Output noise	$\begin{split} V_{DD} &= V_{sys} = 3.6 \text{ V}, \\ V_{LDO} &= 2.8 \text{ V} \\ I_{OUT} &= 5 \text{ mA to } I_{MAX} \\ f &= 10 \text{ Hz to } 100 \text{ kHz}, 25 \text{ °C} \end{split}$		70		μV rms
I <sub>Q_ON</sub>	Quiescent current in ON mode	Note 5		9+0.4 % of І <sub>оит</sub>		μA
I <sub>Q_SLEEP</sub>	Quiescent current forced sleep mode			1.5+1. 0% of I <sub>OUT</sub>		μA
IQ_OFF	Quiescent current OFF mode			1		μA
	Turns on time	10 % to 90 %			300	
ton	Turn-on time	SLEEP mode			390	μs
toff	Turn off time	90 % to 10 % Pull-down resistor enabled			1	ms
Roff	Pull-down resistance in OFF mode	Can be disabled via LDO7_PD_DIS		55		Ω
Bypass mo	de	,				N.
Dani	Dynaga on registance	V <sub>DD</sub> > 2.2 V		0.5	0.7	
Ron	Bypass on-resistance	V <sub>DD</sub> > 1.8 V			1.0	Ω
Ішм	Current limit in Bypass mode			280		mA
IQ_BYPASS	Quiescent current			50	100	μΑ

- Note 1 Max output current is 30% when the input voltage is 1.5 V.
- Note 2 Programmable in 50 mV voltage steps.
- Note 3 Accuracy values not applicable if bypass mode has been configured.
- Note 4 Measured at point of load.
- Note 5 Internal regulator current flowing to ground.



#### 4.8.8 LDO8

Table 20: LDO8,  $T_J = -40$  °C to +125 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
		V <sub>DD</sub> = V <sub>SYS</sub>	2.8			
$V_{DD}$	Input voltage	If supplied from buck	1.5 Note 1		5.5	V
V <sub>LDO</sub>	Output voltage		0.9	Note 2	3.6	٧
VLDO_ACC	Output accuracy Note 3	V <sub>DD</sub> = V <sub>SYS</sub> = 2.8 V to 5.5 V I <sub>OUT</sub> = 200 mA Including static line/load regulation	-3		+3	%
Соит	Stabilization capacitor	Including voltage and temperature coefficient at configured VLDO8	-55 %	2.2	+35 %	μF
RCOUT_ESR	ESR of capacitor	f > 1 MHz Including track impedance	0		300	mΩ
I <sub>OUT_MAX</sub>	Maximum output current	$V_{DD} = V_{SYS} = 2.8 \text{ V to } 5.5 \text{ V}$	200			mA
Ishort	Short circuit current			400		mA
I <sub>SLEEP</sub>	Maximum forced sleep mode current	V <sub>DD</sub> ≥ 1.8 V	30			mA
V <sub>DROPOUT</sub>	Dropout voltage	$V_{DD} = V_{SYS} > 2.8 \text{ V}$ $I_{OUT} = 200 \text{ mA}$ $(V_{DD} = 1.5 \text{ V, } I_{OUT} = I_{MAX}/3)$		100	150	mV
V <sub>S_LINE</sub>	Static line regulation	$V_{DD} = V_{SYS} = 3.0 \text{ V to } 5.5 \text{ V}$ $I_{OUT} = 200 \text{ mA}$		1	5	mV
V <sub>S_LOAD</sub>	Static load regulation	I <sub>OUT</sub> = 1 mA to 200 mA		5	10	mV
VTR_LINE	Line transient response	$V_{DD} = V_{SYS} = 3.0 \text{ V to } 3.6 \text{ V}$ $I_{OUT} = 100 \text{ mA}$ $tr = tf = 10  \mu\text{s}$		5	10	mV
VTR_LOAD	Load transient response	$V_{DD} = 3.6 \text{ V}$ $I_{OUT} = 1 \text{ mA to } 200 \text{ mA}$ $tr = tf = 1  \mu\text{s}$		30	50	mV
PSRR Note 4	PSRR	$ f = 10 \text{ Hz to } 10 \text{ kHz, } 25 \text{ °C} $ $ V_{DD} = 3.6 \text{ V, } I_{OUT} = I_{MAX}/2 $ $ V_{DD} - V_{LDO} \ge 0.6 \text{ V} $	50	60		dB
N	Output noise	$V_{DD} = V_{SYS} = 3.6 \text{ V},$ $V_{LDO} = 2.8 \text{ V}$ $I_{OUT} = 5 \text{ mA to } I_{MAX}$ $f = 10 \text{ Hz to } 100 \text{ kHz}, 25 \text{ °C}$		70		μV rms
IQ_ON	Quiescent current in ON mode	Note 5		9 + 0.4 % of louт		μA
I <sub>Q_SLEEP</sub>	Quiescent current forced sleep mode			1.5 + 1.0 % of Іоит		μA



Parameter	Description	Conditions	Min	Тур	Max	Unit
IQ_OFF	Quiescent current OFF mode			1		μA
4	Turn on time	10 % to 90 %			300	
ton	Turn-on time	SLEEP mode			390	μs
toff	Turn off time	90 % to 10 % Pull-down resistor enabled			1	ms
Roff	Pull-down resistance in OFF mode	Can be disabled via LDO8_PD_DIS		55		Ω
Vibration M	otor Driver Mode					
VIB_SET	Output voltage (average)	6-bit resolution	0		3	٧
I <sub>MAX</sub>	Maximum output current				300	mA
ISHORT	Short circuit current			400		mA
R <sub>LOAD</sub>	Load resistance		8	10	10000	Ω
Z <sub>LOAD</sub>	Load impedance			200		μΗ
R <sub>PU</sub>	Pull-up resistor			0.5		Ω
R <sub>PD</sub>	Pull-down resistor			5		Ω
Bypass Mod	de					
D	Dunasa an registance	V <sub>DD</sub> > 2.2 V		0.5	0.7	
Ron	Bypass on-resistance	V <sub>DD</sub> > 1.8 V			1.0	Ω
ILIM	Current limit in Bypass mode			400		mA
IQ_BYPASS	Quiescent current in Bypass mode			50	100	μΑ

- Note 1 Max output current is 30% when the input voltage is 1.5 V.
- Note 2 Programmable in 50 mV voltage steps.
- **Note 3** Accuracy values not applicable if bypass mode has been configured.
- Note 4 Measured at point of load.
- Note 5 Internal regulator current flowing to ground.



## 4.8.9 LDO9

Table 21: LDO9,  $T_J$  = -40 °C to +125 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
		V <sub>DD</sub> = V <sub>SYS</sub>	2.8			
$V_{DD}$	Input voltage	If supplied from buck	1.5 Note 1		5.5	V
V <sub>LDO</sub>	Output voltage		0.95	Note 2	3.6	V
V <sub>LDO_ACC</sub>	Output accuracy Note 3	V <sub>DD</sub> = V <sub>SYS</sub> = 2.8 V to 5.5 V l <sub>OUT</sub> = 200 mA Including static line/load regulation	-3		+3	%
Соит	Stabilization capacitor	Including voltage and temperature coefficient at configured VLDO9	-55 %	2.2	+35 %	μF
RCOUT_ESR	ESR of capacitor	f > 1 MHz	0		300	mΩ
I <sub>OUT_MAX</sub>	Maximum output current	$V_{DD} = V_{SYS} = 2.8 \text{ V to } 5.5 \text{ V}$	200			mA
Ishort	Short circuit current			400		mA
ISLEEP	Maximum forced sleep mode current	V <sub>DD</sub> ≥ 1.8 V	30			mA
V <sub>DROPOUT</sub>	Dropout voltage	V <sub>DD</sub> = V <sub>SYS</sub> > 2.8 V I <sub>OUT</sub> = 200 mA (V <sub>DD</sub> = 1.5 V, I <sub>OUT</sub> = I <sub>MAX</sub> /3)		100	150	mV
Vs_line	Static line regulation	V <sub>DD</sub> = V <sub>SYS</sub> = 3.0 V to 5.5 V I <sub>OUT</sub> = 200 mA		1	5	mV
V <sub>S_LOAD</sub>	Static load regulation	I <sub>OUT</sub> = 1 mA to 200 mA		5	10	mV
VTR_LINE	Line transient response	$V_{DD} = V_{SYS} = 3.0 \text{ V to } 3.6 \text{ V}$ $I_{OUT} = 100 \text{ mA}$ $tr = tf = 10 \mu\text{s}$		5	10	mV
VTR_LOAD	Load transient response	$V_{DD} = 3.6 \text{ V}$ $I_{OUT} = 1 \text{ mA to } 200 \text{ mA}$ $tr = tf = 1  \mu\text{s}$		30	50	mV
PSRR Note 4	PSRR	$ f = 10 \text{ Hz to } 10 \text{ kHz }, 25 \text{ °C} \\ V_{DD} = 3.6 \text{ V}, I_{OUT} = I_{MAX}/2 \\ V_{DD} - V_{LDO} \ge 0.6 \text{ V} $	60	70		dB
N	Output noise	$V_{DD} = V_{sys} = 3.6 \text{ V},$ $V_{LDO} = 2.8 \text{ V}$ $I_{OUT} = 5 \text{ mA to } I_{MAX}$ $f = 10 \text{ Hz to } 100 \text{ kHz}, 25 \text{ °C}$		35		μV rms
I <sub>Q_ON</sub>	Quiescent current in ON mode	Note 5		9+0.4% of lout		μA
I <sub>Q_SLEEP</sub>	Quiescent current forced sleep mode			2+1.0% of louт		μΑ
I <sub>Q_OFF</sub>	Quiescent current OFF mode			1		μA



Parameter	Description	Conditions	Min	Тур	Max	Unit
4	ton Turn-on time	10 % to 90 %			200	
ION		SLEEP mode			260	μs
toff	Turn off time	90 % to 10 % Pull-down resistor enabled			1	ms
Roff	Pull-down resistance in OFF mode	Can be disabled via LDO9_PD_DIS		55		Ω

- Note 1 Max output current is 30 % when the input voltage is 1.5 V.
- **Note 2** Programmable in 50 mV voltage steps.
- Note 3 At trimmed output voltage.
- Note 4 Measured at point of load.
- Note 5 Internal regulator current flowing to ground.

#### 4.8.10 LDO10

#### Table 22: LDO10, $T_J = -40$ °C to 125 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
		V <sub>DD</sub> = V <sub>SYS</sub>	2.8			
$V_{DD}$	Input voltage	If supplied from buck	1.5 Note 1		5.5	V
$V_{LDO}$	Output voltage		0.9	Note 2	3.6	V
VLDO_ACC	Output accuracy	V <sub>DD</sub> = V <sub>SYS</sub> = 2.8 to 5.5 V I <sub>OUT</sub> = 300 mA Including static line/load regulation	-3		+3	%
Соит	Stabilization capacitor	Including voltage and temperature coefficient configured VLDO10	-55%	2.2	+35%	μF
RCOUT_ESR	Output capacitor ESR	f > 1 MHz Including wiring parasitics	0		300	mΩ
IOUT_MAX	Output current	V <sub>DD</sub> = V <sub>SYS</sub> = 2.8 V to 5.5 V	300			mA
I <sub>SHORT</sub>	Short circuit current			600		mA
I <sub>SLEEP</sub>	Maximum sleep mode current	V <sub>DD</sub> ≥ 1.8 V	30			mA
V <sub>DROPOUT</sub>	Dropout voltage	$V_{DD} = V_{SYS} > 2.8 \text{ V}$ $I_{OUT} = 300 \text{ mA}$ $(V_{DD} = 1.5 \text{ V}, I_{OUT} = I_{MAX}/3)$		100	150	mV
Vs_LINE	Static line regulation	$V_{DD} = V_{SYS} = 3.0 \text{ V to } 5.5 \text{ V}$ $I_{OUT} = 300 \text{ mA}$		2	10	mV
Vs_LOAD	Static load regulation	I <sub>OUT</sub> = 1 mA to 300 mA		5	20	mV
VTR_LINE	Line transient response	$V_{DD} = V_{SYS} = 3.0 \text{ V to } 3.6 \text{ V}$ $I_{OUT} = 300 \text{ mA}$ $tr = tf = 10  \mu\text{s}$		5	10	mV



Parameter	Description	Conditions	Min	Тур	Max	Unit
Vtr_load	Load transient response	$V_{DD} = 3.6 \text{ V}$ $I_{OUT} = 1 \text{ mA to } 300 \text{ mA}$ $tr = tf = 1  \mu\text{s}$		30	50	mV
PSRR Note 3	DSDD	$V_{DD} = 3.6 \text{ V}$ $I_{OUT} = I_{MAX}/2$ $V_{DD} - V_{LDO} \ge 0.6 \text{ V}, 25 \text{ °C}$				
	PSRR	f = 10 Hz to 1 kHz,	70	80		dB
		f = 1 kHz to 10 kHz	60	70		
		f = 10 kHz to 100 kHz	40	50		
N	Output noise	V <sub>DD</sub> = V <sub>SYS</sub> = 3.6 V, V <sub>LDO</sub> = 2.8 V I <sub>OUT</sub> = 5 mA to I <sub>MAX</sub> f = 10 Hz to 100 kHz, 25 °C		35		μV rms
IQ_ON	Quiescent current in ON mode	Note 4		9 + 0.34 % of I <sub>OUT</sub>		μΑ
IQ_SLEEP	Quiescent current forced sleep mode			2 + 0.7 % of I <sub>OUT</sub>		μА
I <sub>Q_OFF</sub>	Quiescent current OFF mode			1		μΑ
<b>t</b> a	Turn on time	10 % to 90 %			200	
ton	Turn-on time	SLEEP mode			300	μs
t <sub>OFF</sub>	Turn off time	90 % to 10 % Pull-down resistor enabled			1	ms
Roff	Pull-down resistance in OFF mode	Can be disabled via LDO10_PD_DIS		55		Ω

- Note 1 Max output current is 30 % when the input voltage is 1.5 V.
- Note 2 Programmable in 50 mV voltage steps.
- Note 3 Measured at point of load.
- Note 4 Internal regulator current flowing to ground.



## 4.8.11 LDO11

Table 23: LDO11, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
		V <sub>DD</sub> = V <sub>SYS</sub>	2.8			
$V_{DD}$	Input voltage	If supplied from buck	1.5 Note 1		5.5	V
V <sub>LDO</sub>	Output voltage		0.9	Note 2	3.6	V
VLDO_ACC	Output accuracy Note 3	V <sub>DD</sub> = V <sub>SYS</sub> = 2.8V to 5.5 V l <sub>OUT</sub> = 200 mA Including static line/load regulation	-3		+3	%
Соит	Stabilization capacitor	Including voltage and temperature coefficient at configured VLDO11	-55 %	2.2	+35 %	μF
RCOUT_ESR	ESR of capacitor	f > 1 MHz Including track impedance	0		300	mΩ
I <sub>OUT_MAX</sub>	Maximum output current	$V_{DD} = V_{SYS} = 2.8 \text{ V to } 5.5 \text{ V}$	300			mA
Ishort	Short circuit current			600		mA
ISLEEP	Maximum sleep mode current	V <sub>DD</sub> ≥ 1.8 V	30			mA
V <sub>DROPOUT</sub>	Dropout voltage	$V_{DD} = V_{SYS} > 2.8 \text{ V}$ $I_{OUT} = 300 \text{ mA}$ $(V_{DD} = 1.5 \text{ V, } I_{OUT} = I_{MAX}/3)$		100	150	mV
Vs_line	Static line regulation	V <sub>DD</sub> = V <sub>SYS</sub> = 2.8 V to 5.5 V V <sub>LDO</sub> = 1.86 V I <sub>OUT</sub> = 300 mA		2	15	mV
Vs_LOAD	Static load regulation	I <sub>OUT</sub> = 1 mA to 300 mA		5	20	mV
V <sub>TR_LINE</sub>	Line transient response	$V_{DD} = V_{SYS} = 2.8 \text{ V to } 5.5 \text{ V}$ $V_{LDO} = 1.86 \text{ V}$ $I_{OUT} = 300 \text{ mA}$ $tr = tf = 10 \mu\text{s}$		5	10	mV
VTR_LOAD	Load transient response	$V_{DD} = 3.6 \text{ V}$ $I_{OUT} = 1 \text{ mA to } 300 \text{ mA}$ $tr = tf = 1  \mu\text{s}$		30	50	mV
PSRR Note 4	PSRR	$f = 10 \text{ Hz to } 10 \text{ kHz}, 25 ^{\circ}\text{C}$ $V_{DD} = 3.6 \text{ V}, I_{OUT} = I_{MAX}/2$ $V_{DD} - V_{LDO} \ge 0.6 \text{ V}$	60	70		dB
N	Output noise	$V_{DD} = V_{SYS} = 3.6 \text{ V},$ $V_{LDO} = 2.8 \text{ V}$ $I_{OUT} = 5 \text{ mA to } I_{MAX}$ $f = 10 \text{ Hz to } 100 \text{ kHz, } 25 \text{ °C}$		70		μV rms
I <sub>Q_ON</sub>	Quiescent current in ON mode	Note 5		9 + 0.45 % of I <sub>OUT</sub>		μΑ



Parameter	Description	Conditions	Min	Тур	Max	Unit
IQ_SLEEP	Quiescent current forced sleep mode			2 + 0.7 % of lout		μA
I <sub>Q_OFF</sub>	Quiescent current OFF mode			1		μA
ton	Turn-on time	10 % to 90 %			200	
	Turn-on time	SLEEP mode			260	μs
toff	Turn off time	90 % to 10 % Pull-down resistor enabled			1	ms
Roff	Pull-down resistance in OFF mode	Can be disabled via LDO11_PD_DIS		55		Ω
Bypass Mod	le					
D	Dunasa an masiatanas	V <sub>DD</sub> > 2.2 V		0.3	0.7	
Ron	Bypass on-resistance	V <sub>DD</sub> > 1.8 V			1.0	Ω
Ішм	Current limit in Bypass mode			270		mA
IQ_BYPASS	Quiescent current in Bypass mode			50	100	μΑ

- Note 1 Max output current is 30% when the input voltage is 1.5 V.
- Note 2 Programmable in 50 mV voltage steps.
- **Note 3** Accuracy values not applicable if bypass mode has been configured.
- Note 4 Measured at point of load.
- Note 5 Internal regulator current flowing to ground.

#### 4.8.12 **LDOCORE**

Table 24: LDOCORE, T<sub>J</sub> = -40 °C to 125 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
V	V <sub>DDCORE</sub> Output voltage	Note 1	2.45	2.5	2.55	V
V DDCORE		RESET mode		2.2		V
Соит	Stabilization capacitor	Including voltage and temperature coefficient	-55 %	2.2	+35 %	μF
RCOUT_ESR	Output capacitor ESR	f > 1 MHz Including wiring parasitics	0		300	mΩ
VDROPOUT	Dropout voltage	Note 2		50	100	mV

- Note 1 Setting VDD\_FAULT\_LOWER ≥ 2.65 V avoids LDOCORE dropout, see Section 4.14.
- Note 2 The LDOCORE supply, VSYS or CHG\_WAKE, must be maintained above VDDCORE + VDROPOUT.

LDOCORE is only used to supply internal circuits.





#### 4.9 DC/DC Buck Converters

#### 4.9.1 BUCKCORE1 and BUCKCORE2

Table 25: BUCKCORE1, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
V <sub>DD</sub>	Input voltage	V <sub>DD</sub> = V <sub>SYS</sub>	2.8		5.5	V
		Including voltage and temperature coefficient				μF
Соит	Output capacitor	Half-current mode	-50 %	2 x 22	+30 %,	
		Full-current mode	-50 %	2 x 47	Note 1	
		Including wiring parasitics f > 100 kHz				
RCOUT_ESR	Output capacitor ESR	Half-current mode Couτ = 2 * 22 μF		15	50	mΩ
		Full-current mode C <sub>OUT</sub> = 2 * 47 μF		7.5	25	
L <sub>виск</sub>	Inductor value	Including current and temperature dependence	0.7	1.0	1.3	μН
LESR	Inductor resistance			55	100	mΩ
PWM Mode						
Vвиск	Output voltage	Programmable in 10 mV steps Note 2	0.3		1.57	V
		Excluding static line/load regulation and voltage ripple TA = 25 °C VDD = 4.2 V VBUCK = 1.03 V	-1		+1	
Vbuck_acc	Output voltage	Excluding static line/load regulation and voltage ripple TA = -40 °C to +85 °C VDD = 4.2 V VBUCK = 1.03 V	-1.5		+1.5	%
	accuracy	Including static line/load regulation and voltage ripple Iout = IMAX VBUCK = 1.03 V LBUCK, LESR = Typ	-2		+2	
		Including static line/load regulation and voltage ripple lout = IMAX Note 3	-3		+3	



Parameter	Description	Conditions	Min	Тур	Max	Unit
V <sub>TR_</sub> LD	Transient load regulation	V <sub>DD</sub> = 3.6 V V <sub>BUCK</sub> = 1.2 V I <sub>OUT</sub> = 200 mA / 0.8 * I <sub>MAX</sub> dI/dt = 3 A/μs L <sub>BUCK</sub> = 1.0 μH Note 4	-4		+4	%
V <sub>TR_LINE</sub>	Transient line regulation	V <sub>DD</sub> = 3.0 V to 3.6 V I <sub>OUT</sub> = 500 mA tr = tf = 10 μs		0.2	3	mV
	Parasitic track resistance	From output capacitor to sense connection at point-of-load		10		mΩ
	Parasitic track inductance	From output capacitor to sense connection at point-of-load		5		nH
Z <sub>FB</sub>	Feedback Comparator input impedance		500			kΩ
	0.4	Half-current mode	1250			^
IMAX	Output current	Full-current mode	2500			mA
I <sub>LIM</sub>	Current limit	BCORE1_ILIM=0000	-20 %	500	+20 %	mA
Note 5	(programmable)	BCORE1_ILIM=1111	-20 %	2000	+20 %	mA
I <sub>Q_OFF</sub>	Quiescent current in OFF mode				1	μΑ
IQ_ON	Quiescent current in PWM mode	Half-current mode Ιουτ = 0 mA		9.0		mA
	iii i vvivi iiiode	Full-current mode		11.0		
f	Switching frequency Note 6	OSC_FRQ = 0000	2.85	3	3.15	MHz
D	Switching duty cycle		10.5		84	%
ton	Turn on time	VBUCK = 1.15 V BUCK_SLOWSTART = disabled SLEW_RATE = 10 mV/1 µs BUCK <x>_ILIM = 1500 mA</x>		0.37	1.2	ms
R <sub>PD</sub>	Output pull-down resistor	VBUCK = 0.5 V Can be disabled via BCORE1_PD_DIS		80	200	Ω



Parameter	Description	Conditions	Min	Тур	Max	Unit
Remos	PMOS ON	Half-current mode Including pin and routing Vsys = 3.6 V		160		mΩ
	resistance	Full-current mode Including pin and routing Vsys = 3.6 V		80		11122
RNMOS	NMOS ON	Half-current mode Including pin and routing Vsys = 3.6 V		60		mΩ
KNMOS	resistance	Full-current mode Including pin and routing Vsys = 3.6 V		30		11122
η	Efficiency Note 7	V <sub>DD</sub> = 3.6 V V <sub>BUCK</sub> = 1.2 V I <sub>OUT</sub> = 0.1 to 0.7 * I <sub>MAX</sub>		84		%
PFM Mode						
Vвиск	Output voltage	Programmable in 10 mV steps	0.3		1.57	V
I <sub>AUTO_THR</sub>	Typical automatic mode switching current			260		mA
lout_pfm	Output current			300		mA
ILIM_PFM	Current limit			600		mA
		I <sub>OUT</sub> = 0				
IQ_PFM	Quiescent current	Forced PFM mode		27	32	μA
		AUTO mode	]	35	42	
	Frequency of operation		0		3	MHz
η	Efficiency Note 7	V <sub>DD</sub> = 3.6 V V <sub>BUCK</sub> = 1.2 V I <sub>OUT</sub> = 10 mA		86		%

- Note 1 The purpose of the specified maximum C<sub>OUT</sub> value is to ensure that the specified turn-on time, t<sub>ON</sub>, can be met. Additional output rail capacitors can be added to reduce voltage ripple or to improve transient load regulation. However, this will compromise t<sub>ON</sub> performance, create larger in-rush currents and will affect DVC slew rates.
- Note 2 If BUCK<x>\_MODE = 10 (synchronous) then the buck operates in PFM mode when  $V_{BUCK} < 0.7 \text{ V}$ . For complete control of the buck mode (PWM versus PFM) use BUCK<x>\_MODE = 00.
- Note 3 Minimum tolerance 35 mV.
- Note 4 Measured at Cout, depends on parasitics of PCB and external components when remote sensing.
- Note 5 Current limit values are doubled in full-current mode.
- **Note 6** Generated from internal 6 MHz oscillator and can be adjusted by ± 10 % via control OSC\_FRQ.
- Note 7 Depends on external components and PCB routing.



## 4.9.2 BUCKPRO

Table 26: BUCKPRO, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
$V_{DD}$	Input voltage	V <sub>DD</sub> = V <sub>SYS</sub>	2.8		5.5	V
		Including voltage and temperature coefficient				
Соит	Output capacitor	Half-current mode	50.0/	2 * 22	+30 %,	μF
		Full-current mode	-50 %	2 * 47	Note 1	
		Including wiring parasitics f > 100 kHz				
RCOUT_ESR	Output capacitor ESR	Half-current mode Cout = 2 * 22 µF		15	50	mΩ
		Full-current mode Cout = 2 * 47 µF		7.5	25	25
LBUCK	Inductor value	Including current and temperature dependence	0.7	1.0	1.3	μΗ
LESR	Inductor resistance			55	100	mΩ
PWM Mode						
V <sub>виск</sub>	Output voltage	Programmable in 10 mV steps Note 2	0.53		1.8	V
		Including static line/load regulation and voltage ripple IOUT = IMAX Note 3	-3		+3	
VBUCK_ACC	Output voltage accuracy	Excluding static line/load regulation and voltage ripple T <sub>A</sub> = 25 °C V <sub>BUCK</sub> > 1 V V <sub>DD</sub> = 5 V	-1		+1	%
Vtr_ld	Transient load regulation	$V_{DD} = 3.6 \text{ V}$ $V_{BUCK} = 1.2 \text{ V}$ $I_{OUT} = 200 \text{ mA} / 0.8 \text{ * } I_{MAX}$ $dI/dt = 3 \text{ A}/\mu\text{s}$ $L_{BUCK} = 1.0  \mu\text{H}$ $Note \text{ 4}$		20	50	mV
V <sub>TR_LINE</sub>	Transient line regulation	$V_{DD} = 3.0 \text{ V to } 3.6 \text{ V}$ $I_{OUT} = 500 \text{ mA}$ $tr = tf = 10 \mu\text{s}$		0.2	3	mV
1	Output oursest	Half-current mode	1250			^
I <sub>MAX</sub>	Output current	Full-current mode	2500			mA
I <sub>LIM</sub>	Current limit	BPRO_ILIM=0000	-20 %	500	+20 %	mA
Note 7	(programmable)	BPRO_ILIM=1111	-20 %	2000	+20 %	mA



Parameter	Description	Conditions	Min	Тур	Max	Unit
I <sub>Q_OFF</sub>	Quiescent current in OFF mode				1	μA
In an	Quiescent current in	Half-current mode		9.0		
IQ_ON	PWM mode	Full-current mode		11.0		mA
f	Switching frequency Note 5	OSC_FRQ = 0000	2.85	3	3.15	MHz
D	Switching duty cycle		10.6		84	%
R <sub>PD</sub>	Output pull-down resistor	@ V <sub>OUT</sub> = 0.5 V Can be disabled via BPRO_PD_DIS		80	200	Ω
5	DMOO ON assistance	Half-current mode Including pin and routing Vsys = 3.6 V		160		0
R <sub>PMOS</sub>	PMOS ON resistance	Full-current mode Including pin and routing Vsys = 3.6 V		80		mΩ
	NIMOS ON secietares	Half-current mode Including pin and routing Vsys = 3.6 V		60		0
R <sub>NMOS</sub>	NMOS ON resistance	Full-current mode Including pin and routing V <sub>SYS</sub> = 3.6 V		30		mΩ
η	Efficiency Note 6	V <sub>DD</sub> = 3.6 V V <sub>BUCK</sub> = 1.2 V I <sub>OUT</sub> = 0.1 mA to 0.7 * I <sub>MAX</sub>		84		%
PFM Mode			•			•
VBUCK	Output voltage	Programmable in 10 mV steps	0.53		1.8	V
I <sub>AUTO_THR</sub>	Typical automatic mode switching current			260		mA
lout_pfm	Output current			300		mA
I <sub>LIM</sub>	Current limit			600		mA
		Iout = 0 mA				
I <sub>Q_PFM</sub>	Quiescent current	Forced PFM mode		22	25	μA
		AUTO mode		30	35	
f	Frequency of operation		0		3	MHz
η	Efficiency Note 6	V <sub>DD</sub> = 3.6 V V <sub>BUCK</sub> = 1.2 V I <sub>OUT</sub> = 10 mA		86		%
VTT Mode						
$V_{DD}$	Input voltage	V <sub>DD</sub> = V <sub>SYS</sub>	2.8		5.5	V
Соит	Output capacitor	Including voltage and temperature coefficient	-50 %	2 * 47	+30 %, Note 1	μF



Parameter	Description	Conditions	Min	Тур	Max	Unit
RCOUT_ESR	Output capacitor ESR	ESR of Cout @ f > 100 kHz + track impedance		7.5	25	mΩ
L <sub>BUCK</sub>	Inductor value	Including current and temperature dependence		0.25		μH
L <sub>ESR</sub>	Inductor resistance			55	100	mΩ
VBUCK	Output voltage	V <sub>BUCK</sub> = V <sub>DDQ</sub> /2	0.675		1.3	V
VBUCK_ACC	Output voltage accuracy	Relative to VTTR Including static line and load regulation	- 3		4	%
		Half-current mode $V_{DD}=3.6\ V$ $V_{BUCK}=0.7\ V$ $I_{OUT}=10\ mA$ to 1 A $I_{OUT}=-750\ mA$ to -10 mA $I_{BUCK}=0.24\ \mu H$ $I_{CM}=0.24\ mathrid M$		20	40	
	Transient load regulation	Full-current mode $V_{DD}=3.6\ V$ $V_{BUCK}=0.75\ V$ $I_{OUT}=10\ mA$ to 1.4 A $I_{OUT}=-10\ mA$ to -1.4 A $I_{BUCK}=0.24\ \mu H$ $I_{CM}=0.24\ \mu M$		20	40	
Vtr_ld		Full-current mode $V_{DD}=3.6\ V$ $V_{BUCK}=0.7\ V$ $I_{OUT}=10\ mA$ to 1.1 A $I_{OUT}=-10\ mA$ to -1.1 A $I_{BUCK}=0.24\ \mu H$ $I_{CM}=0.24\ \mu M$		20	40	mV
		Full-current mode $V_{DD}=3.6\ V$ $V_{BUCK}=0.675\ V$ $I_{OUT}=10\ mA$ to $900\ mA$ $I_{OUT}=-10\ mA$ to $-900\ mA$ $L_{BUCK}=0.24\ \mu H$ $dI/dt=3\ A/\mu s$		20	40	
		Half-current mode V <sub>BUCK</sub> = 0.7 V	-550		1250	mA
luav	Maximum output	Full-current mode VBUCK = 0.75	-1400		2500	
I <sub>MAX</sub>	current	Full-current mode V <sub>BUCK</sub> = 0.7 V	-1100		2500	mA
		Full-current mode V <sub>BUCK</sub> = 0.675 V	-900		2500	



Parameter	Description	Conditions	Min	Тур	Max	Unit
ton	Turn-on time	VBUCK = 0.75 V BUCK_SLOWSTART = disabled SLEW_RATE = 10 mV/1 µs BUCK4_ILIM = 1500 mA		0.33	1.2	Ms
VTTR Buffer						
V <sub>DDQ</sub>	Feedback voltage	V <sub>DD</sub> = V <sub>SYS</sub>	1.35		2.6	V
V <sub>VTTR</sub>	Output voltage	I <sub>OUT</sub> = 0 mA to I <sub>VTTR</sub>	0.675	V <sub>DDQ</sub> /2	1.3	V
V <sub>VTTR_ACC</sub>	Voltage accuracy	V <sub>VTTR_ACC</sub> related to V <sub>DDQ</sub> input voltage	-1	V <sub>DDQ</sub> /2	+1	%
Соит	Output capacitor	Including voltage and temperature coefficient	-50 %	0.1	+30 %	μF
I <sub>ОИТ</sub>	Sink/source current		-10		10	mA

- Note 1 The purpose of the specified maximum C<sub>OUT</sub> value is to ensure that the specified turn-on time, t<sub>ON</sub>, can be met. Additional output rail capacitors can be added to reduce voltage ripple or to improve transient load regulation. However, this will compromise t<sub>ON</sub> performance, create larger in-rush currents and will affect DVC slew rates.
- Note 2 If BUCK<x>\_MODE = 10 (synchronous) then the buck operates in PFM mode when V<sub>BUCK</sub> < 0.7 V. For complete control of the buck mode (PWM versus PFM) use BUCK<x>\_MODE = 00.
- Note 3 Minimum tolerance 35 mV.
- Note 4 Measured at Cout, depends on parasitics of PCB and external components when remote sensing.
- Note 5 Generated from internal 6 MHz oscillator and can be adjusted by ± 10 % via control OSC\_FRQ.
- Note 6 Depends on external components and PCB routing.
- Note 7 Current limit values are doubled in full-current mode.



## 4.9.3 BUCKMEM

Table 27: BUCKMEM, T<sub>J</sub> = -40 °C to +125 °C

Description	Conditions	Min	Тур	Max	Unit
Input voltage	V <sub>DD</sub> = V <sub>SYS</sub>	2.8		5.5	V
Output capacitor	Including voltage and temperature coefficient	-50 %	2 * 22	+30 %,	μF
	Merged mode		2 * 47	Note 1	
	Including wiring parasitics f > 100 kHz				
Output capacitor ESR	C <sub>OUT</sub> = 2 * 22 μF		15	50	m0
	C <sub>OUT</sub> = 2 * 47 μF		7.5	25	mΩ
Inductor value	Including current and temperature dependence	0.7	1.0	1.3	μH
Inductor resistance			55	100	mΩ
Output voltage	Programmable in 20 mV steps	0.8		3.34, Note 7	V
	Including static line/load regulation and voltage ripple Iout = I <sub>MAX</sub> Note 2	-3		+3	
Output voltage accuracy	Excluding static line/load regulation and voltage ripple TA = 25 °C VDD = 5 V VBUCK > 1 V	-2		+2	%
Transient load regulation	V <sub>DD</sub> = 3.6 V V <sub>BUCK</sub> = 1.2 V I <sub>OUT</sub> = 200 mA / 0.8 * I <sub>MAX</sub> dl/dt = 3 A/µs Note 3	-4		+4	%
Transient line regulation	$V_{DD} = 3.0 \text{ V to } 3.6 \text{ V}$ $I_{OUT} = 500 \text{ mA}$ $tr = tf = 10 \mu\text{s}$		0.2	3	mV
Output current		1500			mA
Current limit	BMEM_ILIM = 0000	-20 %	1500	+20 %	mA
(programmable)	BMEM_ILIM = 1111	-20 %	3000	+20 %	mA
Quiescent current in OFF mode				1	μΑ
Quiescent current in PWM mode	I <sub>OUT</sub> = 0 mA		9		mA
Switching frequency Note 5	OSC_FRQ = 0000	2.85	3	3.15	MHz
	Input voltage  Output capacitor  Output capacitor ESR  Inductor value Inductor resistance  Output voltage  Output voltage  Transient load regulation  Transient line regulation  Output current  Current limit (programmable)  Quiescent current in OFF mode  Quiescent current in PWM mode  Switching frequency	Input voltage	Input voltage	Input voltage	Input voltage



Parameter	Description	Conditions	Min	Тур	Max	Unit
D	Switching duty cycle		14.5		100	%
	Output pull-down resistor	VBUCK = 0.5 V Disabled via BMEM_PD_DIS		80	200	Ω
R <sub>PMOS</sub>	PMOS ON resistance	Including pin and routing Vsys = 3.6 V		160		mΩ
R <sub>NMOS</sub>	NMOS ON resistance	Including pin and routing Vsys = 3.6 V		60		mΩ
η	Efficiency Note 6	V <sub>DD</sub> = 3.6 V V <sub>BUCK</sub> = 1.2 V I <sub>OUT</sub> = 0.1 mA to 0.7 * I <sub>MAX</sub>		83		%
PFM Mode						
V <sub>BUCK</sub>	Output voltage	Programmable in 20 mV steps	0.8		3.34 Note 7	V
	Typical automatic mode switching current			260		mA
I <sub>MAX</sub>	Output current			300		mA
I <sub>LIM</sub>	Current limit			600		mA
		I <sub>OUT</sub> = 0 mA				
I <sub>Q_PFM</sub>	Quiescent current	Forced PFM mode		22	25	0
		AUTO mode		30	35	μA
f	Frequency of operation		0		3	MHz
η	Efficiency Note 6	V <sub>DD</sub> = 3.6 V V <sub>BUCK</sub> = 1.2 V I <sub>OUT</sub> = 10 mA		86		%

- Note 1 The purpose of the specified maximum C<sub>OUT</sub> value is to ensure that the specified turn-on time, t<sub>ON</sub>, can be met. Additional output rail capacitors can be added to reduce voltage ripple or to improve transient load regulation. However, this will compromise t<sub>ON</sub> performance, create larger in-rush currents and will affect DVC slew rates.
- Note 2 Minimum tolerance 35 mV.
- Note 3 Measured at Cout, depends on parasitics of PCB and external components when remote sensing.
- Note 4 The current limits are automatically doubled when BUCKMEM is merged with BUCKIO.
- Note 5 Generated from internal 6 MHz oscillator and can be adjusted by ± 10 % via control OSC\_FRQ.
- Note 6 Depends on external components and PCB routing.
- Note 7 Maximum  $V_{DD}$  0.7 V.



## **4.9.4 BUCKIO**

Table 28: BUCKIO, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
V <sub>DD</sub>	Input voltage	V <sub>DD</sub> = V <sub>SYS</sub>	2.8		5.5	V
Соит	Output capacitor	Including voltage and temperature coefficient	-50%	2x22	+30%, Note 1	μF
RCOUT_ESR	Output capacitor ESR	f > 100 kHz All caps + track impedance		15	50	mΩ
L <sub>BUCK</sub>	Inductor value	Including current and temperature dependence	0.7	1.0	1.3	μH
L <sub>ESR</sub>	Inductor resistance			55	100	mΩ
PWM Mode						
V <sub>виск</sub>	Output voltage	Programmable in 20 mV steps Note 2	0.8		3.34 Note 3	V
	Output voltage	Including static line/load regulation and voltage ripple @ Iout = IMAX	-3	Note 4	+3	
V <sub>BUCK_ACC</sub>	accuracy	T <sub>A</sub> = 25 °C lout = 0 Vout > 1 V V <sub>DD</sub> = 5 V	-2		+2	%
V <sub>TR_LD</sub>	Transient load regulation	I <sub>OUT</sub> = 200 mA/0.8 * I <sub>MAX</sub> dI/dt = 3 A/µs	-4	Note 5	+4	%
V <sub>TR_LINE</sub>	Transient line regulation	$V_{DD} = 3.0 \text{ V to } 3.6 \text{ V}$ $I_{OUT} = 500 \text{ mA}$ $tr = tf = 10 \mu\text{s}$		0.2	3	mV
I <sub>MAX</sub>	Output current		1500			mA
L	Current limit	BIO_ILIM=0000	-20 %	1500	20 %	mA
I <sub>LIM</sub>	(programmable)	BIO_ILIM=1111	-20 %	3000	20 %	mA
I <sub>Q_OFF</sub>	Quiescent current in OFF mode				1	μΑ
I <sub>Q_ON</sub>	Quiescent current in PWM mode			9		mA
fsw	Switching frequency		2.85	3	3.15	MHz
D	Switching duty cycle		14.5		100	%
	Output pull-down resistor	V <sub>OUT</sub> = 0.5 V Can be disabled via BIO_PD_DIS		80	200	Ω
R <sub>PMOS</sub>	PMOS ON resistance	Including pin and routing V <sub>SYS</sub> = 3.6 V		160		mΩ
R <sub>NMOS</sub>	NMOS ON resistance	Including pin and routing Vsys = 3.6 V		60		mΩ



Parameter	Description	Conditions	Min	Тур	Max	Unit
η	Efficiency Note 6	V <sub>DD</sub> = 3.6 V V <sub>BUCK</sub> = 1.8 V I <sub>OUT</sub> = 0.1 to 0.7 * I <sub>MAX</sub>		87		%
PFM Mode						
	Typical automatic mode switching current			260		mA
I <sub>MAX</sub>	Output current			300		mA
I <sub>LIM</sub>	Current limit			600		mA
		Iout = 0 mA				
I <sub>Q_PFM</sub>	Quiescent current	Forced PFM mode		22	25	
		AUTO mode		30	35	μA
f	Frequency of operation		0		3	MHz
η	Efficiency Note 6	V <sub>DD</sub> = 3.6 V V <sub>BUCK</sub> = 1.8 V I <sub>OUT</sub> = 10 mA		90		%

- Note 1 The purpose of the specified maximum C<sub>OUT</sub> value is to ensure that the specified turn-on time, t<sub>ON</sub>, can be met. Additional output rail capacitors can be added to reduce voltage ripple or to improve transient load regulation. However, this will compromise t<sub>ON</sub> performance, create larger in-rush currents and will affect DVC slew rates.
- Note 2 If BUCK<x>\_MODE = 10 (synchronous) then the buck operates in PFM mode when V<sub>BUCK</sub> < 0.7 V. For complete control of the buck mode (PWM versus PFM) use BUCK<x>\_MODE = 00.
- Note 3 Maximum  $V_{DD}$  0.7 V.
- Note 4 Minimum tolerance 35 mV.
- Note 5 Measured at Cout, depends on parasitics of PCB and external components when remote sensing.
- Note 6 Depends on external components and PCB routing.



## 4.9.5 BUCKPERI

Table 29: BUCKPERI, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
V <sub>DD</sub>	Input voltage	V <sub>DD</sub> = V <sub>SYS</sub>	2.8		5.5	V
Соит	Output capacitor	Including voltage and temperature coefficient	-50 %	2 x 22	+30 %, Note 1	μF
RCOUT_ESR	Output capacitor ESR	f > 100 kHz All caps + track impedance		15	50	mΩ
Lвиск	Inductor value	Including current and temperature dependence	0.7	1.0	1.3	μH
L <sub>ESR</sub>	Inductor resistance			55	100	mΩ
Vвиск	Output voltage	Programmable in 20 mV steps Note 2	0.8		3.34 Note 3	٧
		Including static line/load regulation and voltage ripple I <sub>OUT</sub> = I <sub>MAX</sub>	-3	Note 4	+3	
VBUCK_ACC	Output voltage accuracy	T <sub>A</sub> = 25 °C Iout = 0 V <sub>OUT</sub> > 1 V V <sub>DD</sub> = 5 V	-2		+2	%
Vtr_ld	Transient load regulation	I <sub>OUT</sub> = 200 mA/0.8 * I <sub>MAX</sub> dI/dt = 3 A/μs	-4	Note 5	+4	%
VTR_LINE	Transient line regulation	$V_{DD} = 3.0 \text{ V to } 3.6 \text{ V}$ $I_{OUT} = 500 \text{ mA}$ $tr = tf = 10 \mu\text{s}$		0.2	3	mV
I <sub>MAX</sub>	Output current		1500			mA
1	Current limit	BPERI_ILIM = 0000	-20%	1500	+20%	mA
ILIM	(programmable)	BPERI_ILIM = 1111	-20%	3000	+20%	mA
IQ_OFF	Quiescent current in OFF mode			1	μA	
I <sub>Q_ON</sub>	Quiescent current in PWM mode			9		mA
fsw	Switching frequency		2.85	3	3.15	MHz
D	Switching duty cycle		14.5		100	%
	Output pull-down resistor	V <sub>OUT</sub> = 0.5 V Can be disabled via BPERI_PD_DIS		80	200	Ω
R <sub>PMOS</sub>	PMOS ON resistance	Including pin and routing V <sub>SYS</sub> = 3.6 V		160		mΩ
R <sub>NMOS</sub>	NMOS ON resistance	Including pin and routing V <sub>SYS</sub> = 3.6 V		60		mΩ



Parameter	Description	Conditions	Min	Тур	Max	Unit
η	Efficiency Note 6	V <sub>DD</sub> = 3.6 V V <sub>BUCK</sub> = 2.86 V I <sub>OUT</sub> = 0.1 to 0.7 * I <sub>MAX</sub>		91		%
PFM Mode						
	Typical automatic mode switching current			260		mA
I <sub>MAX</sub>	Output current			300		mA
I <sub>LIM</sub>	Current limit			600		mA
		I <sub>OUT</sub> = 0 mA				
I <sub>Q_PFM</sub>	Quiescent current	Forced PFM mode		22	25	
		AUTO mode		30	35	μA
f	Frequency of operation		0		3	MHz
η	Efficiency Note 6	V <sub>DD</sub> = 3.6 V V <sub>BUCK</sub> = 2.86 V I <sub>OUT</sub> = 10 mA		93		%

- Note 1 The purpose of the specified maximum C<sub>OUT</sub> value is to ensure that the specified turn-on time, t<sub>ON</sub>, can be met. Additional output rail capacitors can be added to reduce voltage ripple or to improve transient load regulation. However, this will compromise t<sub>ON</sub> performance, create larger in-rush currents and will affect DVC slew rates.
- Note 2 If BUCK<x>\_MODE = 10 (synchronous) then the buck operates in PFM mode when V<sub>BUCK</sub> < 0.7 V. For complete control of the buck mode (PWM versus PFM) use BUCK<x>\_MODE = 00.
- Note 3 Maximum V<sub>DD</sub> 0.7 V.
- Note 4 Minimum tolerance 35 mV.
- Note 5 Measured at Cout, depends on parasitics of PCB and external components when remote sensing.
- Note 6 Depends on external components and PCB routing.



## 4.9.6 Typical Characteristics




Figure 9: BUCKCORE1 Efficiency in AUTO Mode, Vout = 1.2 V




Figure 10: BUCKCORE2 Efficiency in AUTO Mode, V<sub>OUT</sub> = 1.2 V






Figure 11: BUCKPRO Efficiency in AUTO Mode, V<sub>OUT</sub> = 1.2 V




Figure 12: BUCKMEM Efficiency in AUTO Mode, Vout = 1.2 V






Figure 13: BUCKIO Efficiency in AUTO Mode, V<sub>OUT</sub> = 1.8 V




Figure 14: BUCKPERI Efficiency in AUTO Mode, V<sub>OUT</sub> = 2.86 V



#### 4.10 Buck Rail Switches

Table 30: Buck Rail Switches, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
V <sub>DD</sub>	Input voltage	V <sub>DD</sub> = VDDCORE	2.45	2.5	2.55	V
Соит	Output capacitor	Including voltage and temperature coefficient	-30%	47		nF
V_CP	Output voltage	Ιουτ = 10 μΑ	4.5	4.6		V
ton	Charge pump turn on time	20 to 80% of V_CP			0.6	ms
V <sub>BUCK</sub>	NMOS input voltage				2.8	V
	Gate driver source current	Vgate = 4.4 V			5	μΑ
	Gate driver sink current	Vgate = 0.5 V			180	μΑ
	Voltage slew rate		1	1 Note 1	50	mV/μs
	Output pull-down resistor	@ Vout = 0.1 V		370		Ω

Note 1 OTP programmable via SWITCH\_SR (register SWITCH\_CONT).

#### 4.11 Backup Battery Charger

Table 31: Backup Battery Charger, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
BCHG_ISET	Backup battery charging current	V <sub>SYS</sub> = 3.6 V, V <sub>BBAT</sub> = 2.5 V	100	Note 1	6000	μΑ
BCHG_VSET	Charger termination voltage	Vsys = 3.6 V	1.1	Note 2	3.1	٧
	Backup battery short circuit current	V <sub>BBAT</sub> = 0 V		6.8		mA
Соит	Stabilization capacitor		-55%	470	+35%	nF
RCOUT_ESR	ESR of capacitor	f > 1 MHz			100	mΩ
VDROPOUT	Dropout voltage	I <sub>OUT</sub> = 5 mA		150	200	mV
	Ouissant summent	Іоит > 50 µA		5.25+1.75% of I <sub>ОUТ</sub>		μΑ
lq	Quiescent current	Ιουτ < 50 μΑ		5.25+1.5% of I <sub>OUT</sub>		μΑ

Note 1 Programmable in 100 μA increments from 100 μA to 1000 μA and 1 mA increments from 1 mA to 6 mA.

Note 2 Programmable in steps of 100 mV /200 mV.



## 4.12 General Purpose ADC

Table 32: General Purpose ADC,  $T_J$  = -40  $^{\circ}$ C to +125  $^{\circ}$ C

Parameter	Description	Conditions	Min	Тур	Max	Unit
V <sub>DD</sub>	ADC reference voltage	V <sub>DD</sub> = VDDCORE	2.45	2.5	2.55	V
	Off current				1	μΑ
	ADC resolution			10		bit
	ADC integral non linearity			± 2		LSB
	ADC differential non linearity			± 0.8		LSB
	ADC absolute accuracy	Note 4		13	15	mV
R <sub>SRC</sub> Note 1	Maximum source impedance				120	kΩ
Cin	Input capacitance	Total input capacitance		10.5		pF
	V <sub>SYS</sub> voltage range Channel 0	V <sub>SYS</sub> minus VDDCORE V <sub>SYS</sub> = 3.125*(ADC/255)+2.5 (Auto) V <sub>SYS</sub> = 3.125*(ADC/1023)+2.5 (Man)	2.5		5.5	V
	ADCIN1 to 3 voltage range Channel 1 to 3	V <sub>IN</sub> = (ADC*2.5)/255 (Auto) V <sub>IN</sub> = (ADC*2.5)/1023 (Man)	0		2.5	V
	Internal temperature sensor voltage range Channel 4	T <sub>J</sub> = -0.398 * ADC +330	0		0.833	V
	V <sub>BBAT</sub> voltage range Channel 5	V <sub>BBAT</sub> = (ADC*5)/1023	0		5.0	V
	Regulator monitor voltage range Channel 8 to 10	V <sub>REG</sub> = (ADC*5)/255	0		5.0	V
	Inter channel isolation	Note 2		60		dB
	ADCIN1,2 current source Note 3		-3%	1-40	3%	μΑ
	COMP1V2 comparator level Channel 2			1.2		V

- $\label{eq:Note 1} \textbf{Note 1} \quad \mathsf{R}_{\mathsf{SRC}} \text{ is the impedance of the external source the ADC is sampling.}$
- Note 2 80 dB for channel A2 (ADC\_IN2).
- Note 3 Variance guaranteed for 10  $\mu$ A to 40  $\mu$ A and up to 2 V output voltage.
- Note 4 Excludes reference voltage variation.



#### 4.13 32 kHz Oscillator

Table 33: 32 kHz Oscillator, T<sub>J</sub> = -40 °C to 125 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
VDDRTC	Supply voltage		1.5		2.75	V
fosc	Oscillator crystal frequency			32.768		kHz
Rosc	Crystal series resistance				100	kΩ
fоит	Output frequency			32.768		kHz
TSTART	Start-up time for cell over the voltage range	V <sub>BBAT</sub> = 1.5 V to 2.75 V		0.5	2.0	S
	Current consumption from backup device during RTC mode			0.5		μΑ
	Current consumption from V <sub>DDREF</sub> with OUT_32K enabled			8		μΑ
	Cycle-to-cycle jitter (rms)	1000 pulse		20	35	ns
	Period jitter (rms)	10000 pulse		12	20	
Bypass Mode	е					
Fin	Input frequency		-5%	32	+5%	kHz
D	Input duty cycle		40		60	%
		RTC_EN = 0	1.8			
ViH	XTAL_IN Input high voltage	RTC_EN = 1 VBBAT < VSYS	1.1		Vsys	V
	1 1 2 3 3 3 3	RTC_EN = 1 V <sub>BBAT &gt;</sub> V <sub>SYS</sub>	0.7 * V <sub>BBAT</sub>		V <sub>BBAT</sub>	
		RTC_EN = 0			0.6	
VIL	XTAL_OUT Input low voltage	RTC_EN = 1 V <sub>BBAT</sub> < V <sub>SYS</sub>	-0.3		0.4	V
	input low voltage	RTC_EN = 1 V <sub>BBAT &gt;</sub> V <sub>SYS</sub>			0.2 * V <sub>BBAT</sub>	
SR	Input slew rate	2 pF input capacitance	0.1			V/ns



#### 4.14 Internal Oscillator

Table 34: Internal Oscillator, T<sub>J</sub> = -40 °C to +125 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
fosc	Internal oscillator frequency	OSC_FRQ = 0000	5.7	6.0	6.3	MHz

Note 1 Oscillator frequency can be further adjusted by about ±10 %, see Section 5.15.

#### 4.15 POR, Reference Generation, and Voltage Supervision

# Table 35: POR, Reference Generation and Voltage/Temperature Supervision, $T_J$ = -40 $^{\circ}$ C to +125 $^{\circ}$ C

Parameter	Description	Conditions	Min	Тур	Max	Unit
V <sub>POR_LOWER</sub>	Deep discharge lockout lower threshold			2.0		V
VPOR_UPPER	Deep discharge lockout upper threshold			2.3		٧
VDD_FAULT_LOWER Note 1	Under-voltage lower threshold		2.5	2.8	3.25	V
VDD_FAULT_LOWER_ACC	Under-voltage lower threshold accuracy			±2		%
VDD_FAULT_UPPER Note 2	Under-voltage upper threshold			V <sub>DD_FAULT_LOWER</sub> + VDD_HST_ADJ		V
V <sub>REF</sub>	Reference voltage		-1.25%	1.2	+1%	V
VREF decoupling capacitor				0.22		μF
VLNREF decoupling capacitor				0.22		μF
IREF	Reference current resistor		-1%	200	+1%	kΩ

Note 1 During production V<sub>DD\_FAULT\_LOWER</sub> voltage is configured via OTP over the range 2.5 V to 3.25 V in 50 mV steps.

Note 2 During production the hysteresis between VDD\_FAULT\_LOWER and VDD\_FAULT\_UPPER is configured via OTP over the range 100 mV to 450 mV in 50 mV steps, the hysteresis can be further changed through control VDD\_HYST\_ADJ.



# **4.16 Thermal Supervision**

Parameter	Description	Conditions	Min	Тур	Max	Unit
TEMP_WARN	Thermal warning	Note 1	110	125	140	ô
TEMP_CRIT	Thermal shutdown	Note 1	125	140	155	ů
TEMP_POR	Thermal POR threshold	Note 1	135	150	165	°C

Note 1 Thermal thresholds are non-overlapping.



#### 5 Functional Description

The DA9063 provides separate power domains for the host processor, memory, and peripherals to enable a flexible low-power system design. Multiple low-power modes permit varying combinations of peripherals to be powered off to conserve battery power. Other system components, such as DRAM and FLASH memory, RF transceivers, audio codec, and companion chips, are supplied from optimized regulators designed for dedicated power requirements. The DA9063 power supplies can be programmed to default voltages via OTP and provide system-configuration flexibility by selecting the power-up sequence of the regulators and switching converters.




Figure 15: Control Ports and Interface



#### 5.1 Power Manager IO Ports

The power manager input ports are supplied from either the internal rail VDDCORE or VDD\_IO2, selected via PM\_I\_V. The output ports are supplied from VDD\_IO1 or VDD\_IO2, selected via PM\_O\_V (nVDD\_FAULT, GP\_FB1 via GPIO controls). During the initial start-up sequence all power manager IO ports (with the exception of nRESET and nIRQ) are in a high impedance (tri-state) mode until they are configured from OTP prior to reaching POWERDOWN mode. Output ports are pushpull except for nRESET and nIRQ, which can also be configured as open-drain via PM\_O\_TYPE. The nONKEY and CHG\_WAKE signals for the RTC block are supplied from VDDREF.

#### 5.1.1 On/Off Port (nONKEY)

The nONKEY signal is a wake-up interrupt/event intended to power-on the application supplied by DA9063. The level of the debounced signal is provided by status flag nONKEY (asserted at low level). The nONKEY unit is always enabled so that the application can be powered-on when the GPIO extender is disabled. The IRQ assertion and wake-up event can be suppressed via the interrupt mask M\_nONKEY.

nONKEY provides four modes of operation selected by field nONKEY\_PIN in register CONFIG\_I.

Table 36: nONKEY\_PIN Settings

nONKEY_PIN	Description
00	An E_nONKEY event is generated when the debounced signal from port nONKEY goes low (asserting edge). If not masked, an interrupt is signaled to the host via nIRQ (with wake-up during POWERDOWN mode).
01	If (after powering up from POWERDOWN mode) the debounced signal from port nONKEY is low after an asserting edge for less than the key-press time (selected by KEY_DELAY, default 2 s), an E_nONKEY event is generated at the releasing edge. If the signal is low for longer than selected by KEY_DELAY, the DA9063 asserts the event E_nONKEY plus control nONKEY_LOCK when it reaches the selected key-press time.
10	If (after powering up from POWERDOWN mode) the debounced signal from port nONKEY is low after an asserting edge for less than the key-press time (selected by KEY_DELAY, default 2 s), an E_nONKEY event is generated at the releasing edge. If the signal is low for longer than selected by KEY_DELAY, the DA9063 asserts the event E_nONKEY plus control nONKEY_LOCK when it reaches the selected key-press time and powers down by clearing control SYSTEM_EN.
11	If (after powering up from POWERDOWN mode) the debounced signal from port nONKEY is low after an asserting edge for less than the key-press time (selected by KEY_DELAY, default 2 s), an E_nONKEY event is generated at the releasing edge. Control SYSTEM_EN is cleared and STANDBY asserted, which triggers a partial power down from a short press. If the signal is low for longer than selected by KEY_DELAY, the DA9063 asserts the event E_nONKEY plus control nONKEY_LOCK and clear SYSTEM_EN plus STANDBY when it reaches the selected pressing time (powers down to full POWERDOWN from a long press).

For nONKEY\_PIN settings other than '00', the wake-up is not suppressed by an asserted M\_nONKEY. With an asserted nONKEY\_LOCK, the wake-up is only executed if the debounced nONKEY signal is asserted for more than the key-press time (selected by KEY\_DELAY, default 2 s). This behaves similarly to a keypad lock since any short (unintended) pressing of nONKEY does not wake the application. If the application also has wake-up from a short nONKEY press, the host has to clear nONKEY\_LOCK before entering POWERDOWN mode. In mode '10' when nONKEY key press is longer than the time selected by KEY\_DELAY, SYSTEM\_EN is re-asserted in mode '11'. SYSTEM\_EN is re-asserted from any consecutive pressing of nONKEY. nONKEY\_LOCK is automatically cleared by the DA9063 when powering up from POWERDOWN mode. POWERDOWN mode is described in Section 5.2.2.



#### Note

During RTC/DELIVERY-MODE, the functionality of nONKEY is restricted to a termination of this mode. To enable this feature, the pull-up resistor of nONKEY has to be connected to V<sub>SYS</sub>. Asserting nONKEY stops the RTC/DELIVERY-MODE and triggers a start-up of the DA9063.

#### 5.1.2 Wake-up Port (CHG\_WAKE)

The CHG\_WAKE signal is a rising edge sensitive, wake-up interrupt/event intended to wake the DA9063 from an event on the companion charger (for example, supply insertion). The CHG\_WAKE port is always enabled so that the application can be powered-on with a disabled GPIO extender. The IRQ assertion and wake-up event can be suppressed via the interrupt mask M\_WAKE. During RTC/DELIVERY mode, asserting CHG\_WAKE terminates this mode.

# 5.1.3 Hardware Reset (nOFF, nSHUTDOWN, nONKEY, GPIO14, GPIO15, WATCHDOG)

The DA9063 nOFF port is an active-low input (no debouncing) typically initiated by an asserted error detection line. It asserts nSHUTDOWN in the fault register. The sequencer asserts port nRESET, and all domains and supplies of the DA9063 except LDOCORE (and possibly LDO1) are disabled in a fast emergency shutdown.

The DA9063 nSHUTDOWN port is an active-low input typically asserted from a host processor (or a push button switch). It asserts nSHUTDOWN in the fault register. The sequencer asserts port nRESET and then powers down all domains in reverse sequencer order down to slot 0 and all supplies of the DA9063 except LDOCORE (and possibly LDO1) are disabled. HOST\_SD\_MODE determines if normal power sequence timing or a fast shutdown is implemented.

The DA9063 includes a third hardware reset trigger that follows the debounced nONKEY signal after being asserted for a period greater than KEY\_DELAY + SHUT\_DELAY. The same can be achieved by a long parallel connection of GPI14 and GPI15 to ground. The long nONKEY shutdown and GPI014/15 shutdown are enabled by the power manager control register bits nONKEY\_SD and GPI14 15 SD.

If the hardware reset was initiated by a (debounced) press of nONKEY (or GPIO14 and GPIO15 together) longer than SD\_DELAY, the DA9063 initially only asserts control bit KEY\_RESET in the fault register and signals a non-maskable interrupt allowing the host to clear the armed reset sequence within 1 s. If the host does not clear KEY\_RESET then a shutdown to RESET mode is executed. KEY\_SD\_MODE determines if normal power sequence timing or a fast shutdown is implemented.

The DA9063 then waits for a valid wake-up event (for example, a key press) or starts the power sequencer automatically if AUTO\_BOOT is configured.

If the WATCHDOG has been disabled, this hardware reset can be used to turn off the application in the event of a software lock-up without removing the battery. This type of reset should only be used for severe hardware or software problems as it will completely reset the processor and could result in data loss.

#### 5.1.4 Reset Output (nRESET)

The nRESET signal is an active-low output signal from DA9063 to the host processor that can either be push-pull or open drain (selected via PM\_O\_TYPE), which tells the host to enter the reset state. nRESET is always asserted at the beginning of a DA9063 cold start from NO-POWER, DELIVERY, and RTC modes. It is asserted in ACTIVE mode before the DA9063 starts powering down to RESET mode (triggered from user, host, or an error condition detected by the DA9063). nRESET may also be asserted (depending on nRES\_MODE setting) as a soft reset before the sequencer starts powering down without progressing to RESET mode.



An assertion of nRESET from voltage supervised regulators being out-of-range can be enabled via control MON\_RES (minimum assertion time 1 ms).

After being asserted, nRESET remains low until the reset timer has been started from the selected trigger signal and expires. The reset release timer trigger signal can be selected via RESET\_EVENT to be EXT\_WAKEUP, SYS\_UP, PWR\_UP, or leaving PMIC RESET state. The expiry time can be configured via RESET\_TIMER from 1 ms to 1 s.

#### 5.1.5 System Enable (SYS EN)

SYS\_EN is an input signal from the host processor to the DA9063 that enables the regulators in domain SYSTEM. The feature is enabled using GPIO8\_PIN and configured as active-low or -high by GPIO8\_TYPE. It asserts SYSTEM\_EN and simultaneously generates an IRQ. It also triggers a wake-up event in POWERDOWN mode if enabled via GPIO8\_WEN. De-asserting SYS\_EN (changing from active to passive state) clears control SYSTEM\_EN which triggers a power down sequence into hibernate/standby mode (without IRQ assertion or wake-up event trigger). By setting nRES\_MODE, the port SYS\_EN can be used as a soft reset input with the assertion of nRESET before powering down. With the exception of supplies that have the xxxx\_CONF control bit asserted, all regulators in power domains POWER1, POWER, and SYSTEM are sequentially disabled in reverse order. Regulators with the <x>\_CONF bit set remain on but change the active voltage control registers from V<x>\_A to V<x>\_B (if V<x>\_B is not already selected).

The control register bit SYSTEM\_EN can also be used to power down domain SYSTEM by a software command. It can be read and changed via the control interfaces and can be initialized from OTP when leaving POWERDOWN mode. The DA9063 will not process any changes on port SYS EN or register control SYSTEM EN until the sequencer has stopped processing IDs.

#### 5.1.6 Power Enable (PWR EN)

PWR\_EN is an input signal from the host processor to the DA9063. The input signal can be configured as active-high or -low via GPIO9\_TYPE, and to trigger a wake-up event from POWERDOWN mode if configured via GPIO9\_WEN. Initialization, IRQ assertion and the direct control via register bit POWER\_EN is similar to the function of SYS\_EN in domain SYSTEM as described in Section 5.1.5. To ensure correct sequencing, SYSTEM\_EN (SYS\_EN) must be active before asserting PWR\_EN/POWER\_EN. When de-asserting PWR\_EN/POWER\_EN, the sequencer sequentially powers down POWER1 and POWER domains.

#### 5.1.7 Power1 Enable (PWR1 EN)

PWR1\_EN is an input signal from a host to the DA9063. The input signal can be configured as active-high or -low via GPIO10\_TYPE, and to trigger a wake-up event in POWERDOWN mode if enabled via GPIO10\_WEN. Initialization, IRQ assertion and the direct control via register bit POWER1\_EN is similar to the function of SYS\_EN in domain SYSTEM as described in Section 5.1.5. POWER1 is a general purpose power domain.

#### 5.1.8 GP\_FB1, General Purpose Signal 1 (EXT\_WAKEUP/READY)

This port supports two different modes selected by the control PM\_FB1\_PIN.

#### Table 37: PM\_FB1\_PIN Settings

PM_FB1_PIN	Description
0	EXT_WAKEUP. This output signal to the host processor indicates a valid wake-up event during POWERDOWN mode. External signals that can trigger wake-up events are debounced before the EXT_WAKEUP signal is asserted. EXT_WAKEUP is released when register control SYSTEM_EN is asserted (minimum pulse duration = 500 µs).



PM_FB1_PIN	Description
1	READY. The READY signal indicates on-going DVC or power sequencer activities. The READY signal is asserted (typically active-low) from the DA9063 power sequencer when the processing of IDs commences, and is released when the target power state (final sequencer slot) has been reached. READY is also asserted during DVC voltage transitions.

The active level is configured via the control GPIO13\_MODE. The logical threshold voltage is selected by GPIO13\_TYPE.

#### 5.1.9 GP\_FB2, General Purpose Signal 2 (PWR\_OK/KEEP\_ACT)

The GP\_FB2 port supports two different modes selected by the control PM\_FB2\_PIN.

Table 38: PM\_FB2\_PIN Settings

PM_FB2_PIN	Description
0	PWR_OK. In this mode the port is a regulator status indicator. The port is an open drain output asserted if none of the selected regulators are out-of-range. The regulator monitoring via ADC must be enabled and all regulators to be monitored must have supervision enabled with the selected persistence, and mask bit M_REG_UVOV must be asserted. In case at least one of the supervised regulators is out-of-range or regulator monitoring is disabled, the PWR_OK signal is low.
1	KEEP_ACT. If enabled, every assertion of the port (rising to active level edge sensitive) sets the watchdog trigger, similar to writing to bit WATCHDOG via the power manager bus. The host has to release KEEP_ACT before the next assertion during continuous watchdog supervision (if enabled). The minimum assertion and de-assertion cycle time is 150 μs.

The output active level (and driver type) can be configured via GP\_FB2\_TYPE.

Alternatively, with BCORE\_MERGE = 1, FB in register BCORE1\_CFG set to 0b000 and MERGE\_SENSE = 0, the GP\_FB2 pin becomes a voltage feedback signal for BUCKCORE.

#### 5.1.10 GP\_FB3, General Purpose Signal 3 (OUT32K\_2/nVIB\_BRAKE)

The GP\_FB3 port supports two different modes selected by the control PM\_FB3\_PIN.

#### Table 39: PM\_FB3\_PIN Settings

PM_FB3_PIN	Description
0	OUT32K_2. This provides a second 32K signal output (push-pull).
1	nVIB_BRAKE. If LDO8 is configured as a vibrator motor driver, GP_FB3 can be configured to provide an external brake signal. The vibrator motor can be started or stopped by a change in the level on the nVIB_BRAKE signal. If the port is not used as a brake command, the vibration motor runs continuously at the speed configured by VIB_SET.

GP\_FB3\_TYPE defines the active level.



### 5.1.11 Supply Rail Fault (nVDD\_FAULT)

nVDD\_FAULT gives the status of the system supply monitoring, see Section 5.18. The assertion of nVDD\_FAULT indicates that the main supply input voltage has been low (Vsys < Vdd\_FAULT\_LOWER) for more than 100 ms and informs the host processor that the power will shut down. It can be configured to drive a GPO from the GPIO<x>\_OUT controls. The driver type (push-pull, open-drain) selection and pull-up resistor control function normally. The GPIO<x>\_MODE can be used to invert the incoming nVDD\_FAULT signal.

The nVDD\_FAULT port can alternatively be controlled by the state of the debounced V<sub>SYS</sub> monitor inside the ADC (selected via GPIO12\_PIN). The signal is asserted when the ADC detects three consecutive results below the configurable threshold VSYS\_MON (it becomes passive after three consecutive results above VSYS\_MON). This provides a variable power good signal to trigger boot activities on external ICs.

The active level/debounce, wake-up, and IO supply voltage can be selected via the controls GPIO12\_MODE, GPIO12\_WEN and GPIO12\_TYPE, respectively.

### 5.1.12 Interrupt Request (nIRQ)

The nIRQ is an output signal that can either be push-pull or open drain (selected via PM\_O\_TYPE). If an active high IRQ signal is required, it can be achieved by asserting control IRQ\_TYPE (recommended for push-pull mode). This port indicates that an interrupt-causing event has occurred and that event/status information is available in the EVENT and STATUS registers. Events are triggered by a status change at the monitored signals. When an event bit is set, the nIRQ signal is asserted (unless this interrupt is masked by a bit in the IRQ mask register). The nIRQ is not released until all event registers with asserted bits have been read and cleared. New events that occur during reading an event register are held until the event register is cleared, ensuring that the host processor does not miss them. The same happens to all events occurring while the sequencer processes time slots (that is, the generation of interrupts is delayed).

# 5.1.13 Real Time Clock Output (OUT\_32K)

OUT\_32K is a buffered output of the DA9063 32 kHz oscillator. If enabled via CRYSTAL, the 32 kHz oscillator always runs on the DA9063 following the initial start-up from NO-POWER or DELIVERY mode until the device has reached NO-POWER (or DELIVERY) mode again. The signal output buffer can be disabled manually via EN\_32KOUT and paused during POWERDOWN mode by setting OUT32K\_PAUSE. The 32K signal can additionally be made available at port GP\_FB3.

### 5.1.14 IO Supply Voltage (VDD\_IO1 and VDD\_IO2)

VDD\_IO1 and VDD\_IO2 are two independent IO supply rail inputs of the DA9063 that can be individually assigned to the power manager interfaces (see control bit GPI\_V), power manager IOs (see control bits PM\_O\_V, PM\_I\_V) and GPIOs (bits GPIOx\_TYPE). The rail assignment determines the IO voltage levels and logical thresholds, see Section 4.4. The selection of the supply rail for GPIOs is also partially used for their alternate functions, see Table 2 and Table 3. As an example, GPIO13 TYPE determines the supply rail when this pin is configured as the GP\_FB1 output.

### Note

Maximum speed at 4-WIRE interface is only available if the selected supply rail is greater than 1.6 V, see Table 44.



# 5.2 Operating Modes

### 5.2.1 ACTIVE Mode

A running application is typically in ACTIVE mode. The DA9063 transitions to ACTIVE mode after the host processor performs at least one initial 'alive' watchdog write (or alternatively an initial assertion of the KEEP\_ACT port) inside the target time window. If the WATCHDOG function is disabled by setting TWDSCALE to zero, the DA9063 transitions to ACTIVE mode when all of the sequencer IDs in the POWER domain are complete.

In ACTIVE mode, the PMIC core functions as LDOCORE, calendar counter and internal oscillator are running. Typically additional features are enabled, such as the GPADC. The DA9063 can send interrupt requests to the host via a dedicated interrupt port (nIRQ) and status information can be read from the host processor via the power manager interface. Temperature and voltages inside and outside the DA9063 can be monitored and fault conditions can be flagged to the host processor.

### 5.2.2 POWERDOWN Mode

The DA9063 is in POWERDOWN mode when the power domain SYSTEM is disabled (even partially). This can be achieved when progressing from NO-POWER/DELIVERY/RTC mode or by returning from ACTIVE mode. A return from ACTIVE mode is initiated by low power mode instructions from the host (for example, releasing signal SYS\_EN or clearing register bit SYSTEM\_EN), from the user by asserting nONKEY (if nONKEY\_PIN='1x') or as an interim state during a shutdown to RESET mode.

During POWERDOWN mode LDOCORE, VREF reference voltage, the nONKEY pin, CHG\_WAKE port, and the calendar counter are active. Dedicated power supplies can be kept enabled during POWERDOWN mode if their xxx\_CONF bits are asserted (supply voltage settings are taken from the respective Vxxx B registers).

GPIO ports, the GPADC, and the control interfaces also remain active in POWERDOWN mode if not configured otherwise via register PD\_DIS. Disabling these blocks during POWERDOWN mode reduces quiescent current, especially if all blocks that require an oscillator clock are disabled (CLDR\_PAUSE, HS2WIRE\_DIS, PMIF\_DIS, GPADC\_PAUSE, GPI\_DIS, PMCONT\_DIS). If required, the application supervision by the WATCHDOG timer can be continued in POWERDOWN mode via WATCHDOG\_PD. If the host will not communicate with the DA9063 during POWERDOWN mode, then the control interfaces may also be temporarily disabled (see controls PMIF\_DIS/HS2WIRE\_DIS).

If the sequencer pointer has stopped at position PART\_DOWN (inside domain SYSTEM) it results in a partial power down. When on the way down the sequencer pointer reaches position 0, relevant regulators/rail switches with corresponding position 0 IDs that have cleared control Bxxx\_CONF/LDOxx\_CONF/xxx\_SW\_CONF are disabled, otherwise the regulator voltages change to the values defined in VBxxx\_B/VLDOxx\_B when control DEF\_SUPPLY is asserted. When DEF\_SUPPLY is released, slot 0 is not processed by the sequencer, hence regulators/rail switches with an ID pointing to slot 0 remain unchanged. Following the next wake-up event Vxxx\_A voltage levels and the sequencer power domain controls/timers are set to their default OTP values if OTPREAD\_EN is asserted.

Position 0 also allows an automatic transition into a dedicated RTC mode, where all features of the DA9063 (including LDOCORE) are disabled except for the RTC oscillator and calendar. This mode is armed via control RTC\_MODE\_PD and terminated by an RTC alarm/tick asserting nONKEY/CHG\_WAKE, or if VDDREF rises above 2.6 V, this automatically re-enables LDOCORE and the full-power manager logic.

If POWERDOWN mode is reached in response to a long nONKEY press, RTC mode is not entered until the key is released. When nONKEY SD is asserted and the key is continuously pressed for



longer than the time selected by KEY\_DELAY + SHUT\_DELAY, it asserts KEY\_RESET to indicate that the transition to RESET mode was triggered by a long nONKEY, see Section 5.1.1.

When the device is in POWERDOWN or RESET mode, asserting ECO\_MODE enables low power. This is achieved internally by using a pulsed mode for VDDCORE and reference voltage generation. This maintains basic functionality but full parametric compliance is no longer guaranteed (as it affects ADC precision, buck performance, LDO voltage resolution, and so on). When the DA9063 is connected to a 32 kHz crystal (and enabled via control CRYSTAL), the pulsed mode timing is generated from this source. Otherwise the pulsed mode is driven from a (free-running) low-power on-chip oscillator.

### 5.2.3 RESET Mode

The DA9063 is in RESET mode when a complete application shutdown is required. The RESET mode can be triggered by the user, a host processor or by an action on the DA9063, as outlined below:

- By the user:
  - from a long press of nONKEY (interruptible by host)
  - o from a long parallel assertion of GPIO14 and GPIO15 (interruptible by host)
- By pressing a reset switch connected to port nSHUTDOWN (non-interruptible)
- Forced from the host processor (non-interruptible) by:
  - asserting port nSHUTDOWN (falling edge)
  - writing to register bit SHUTDOWN
- By an error condition that forces a RESET mode (non-interruptible):
  - no WATCHDOG write (KEEP\_ACT signal assertion) from the host inside the watchdog time window (if watchdog was enabled)
  - an under-voltage detected at V<sub>SYS</sub> (V<sub>SYS</sub> < VDD\_FAULT\_LOWER)</li>
  - o an internal die over-temperature
- Forced by the error detection line (non-interruptible):
  - o by asserting port nOFF (falling edge)

The controls INT\_SD\_MODE, HOST\_SD\_MODE, and KEY\_SD\_MODE can be used to individually configure the shutdown sequences from an internal fault, host or user trigger. In each case, the sequence can be configured to implement either the reverse timing of the power-up sequence or an immediate transition into RESET mode, skipping any delay from the sequencer or dummy slot timers. Asserting nOFF always triggers a fast emergency shutdown. To allow the host to determine the reason for the reset, the source is recorded in FAULT\_LOG (as either the KEY\_RESET or nSHUT\_DOWN bit). The host processor clears FAULT\_LOG by writing asserted bits with a 1.

### Note

- KEY\_SD\_MODE = 1 enables a full POR following a long press of ONKEY or a long assertion of GPIO14 and 15.
- In the case of an aborted OTP read, the DA9063 enters RESET mode without asserting any bits in FAULT\_LOG.

A shutdown to RESET mode begins with the DA9063 asserting the nRESET port. Then domain SYSTEM is completely powered down (sequencer position 0) at which time the device has reached RESET mode: this is a low current consumption state. The only circuits in RESET mode remaining active are LDOCORE (at a reduced level of 2.2 V), the control interfaces and GPIOs, the calendar counter, the VREF reference, and the comparators for over-temperature and V<sub>SYS</sub> level. Except for LDO1 and the backup battery charger, other regulators and blocks are automatically disabled to



avoid draining the battery. During the DA9063 RESET mode, the host processor can be held in a RESET state via port nRESET.

When entering RESET mode, all user and system events are cleared. When leaving RESET mode, the complete DA9063 register configuration is reloaded from OTP (with the exception of AUTO BOOT in case of a VDD START fault).

#### Note

FAULT\_LOG, GP\_ID\_10 to GP\_ID\_19 and other non-OTP loaded registers (for example, RTC calendar and alarm) remain unchanged when leaving RESET mode.

nRESET is always asserted low after a cold start from NO-POWER, RTC, or DELIVERY mode and can also be asserted (depending on configuration of nRES\_MODE) before the sequencer starts to power down towards POWERDOWN mode.

Some reset conditions such as shutdown via register write, watchdog error, or over-temperature automatically expire (that is, are automatically cleared by the device as it shuts down). Other RESET triggers such as via port nOFF or nSHUTDOWN need to be released before the DA9063 can move from RESET to POWERDOWN mode. In the case that the application requires regulators to discharge in advance of a consecutive power-up sequence, a minimum duration of the RESET mode can be selected via RESET DUR.

If the reset was initiated by user action from a long nONKEY key-press (or GPI14 and GPI15), bit KEY\_RESET is set and the nIRQ port asserted. After 1 s the shutdown sequence is started, unless this is inhibited by the host clearing KEY\_RESET within this 1 s period (by writing a 1 to the related bit in register FAULT\_LOG). When the RESET condition has been removed, the DA9063 requires the presence of a good supply (VSYS > VDD\_FAULT\_UPPER and able to provide enough power) before it can start-up again and move into POWERDOWN mode.

RESET mode is also used during an automatic transition by the device into RTC mode, as described in Section 5.2.4.

### **5.2.4** RTC Mode

The RTC mode is an ultra-low power mode intended to maintain only the application's system time inside the RTC block. It can be armed by asserting control RTC\_EN from OTP or host register write. With RTC\_MODE\_PD enabled, the device enters RTC mode when the power sequencer reaches slot 0 in a power down sequence. All regulators (including LDOCORE) and most features on the DA9063 are disabled. Only the FAULT\_LOG register, calendar counter, and their related registers (including the alarms) are maintained. With RTC\_EN = 1, the DA9063 automatically enters RTC mode when a VDD\_FAULT condition is present, when RTC\_MODE\_SD is asserted, or when VDDREF drops below the POR threshold.

RTC mode is automatically terminated when asserting nONKEY or CHG\_WAKE, or from an RTC tick/alarm. The same occurs when V<sub>DDREF</sub> has risen above 2.6 V (for example, from insertion of an external supply or a pre-charged battery). LDOCORE is then switched on and a start-up sequence is triggered.

### 5.2.5 **DELIVERY Mode**

The DELIVERY mode provides the lowest possible quiescent current, allowing connected precharged batteries (backup or main battery) to maintain charge prior to the end-user starting the device for the first time. It is armed by setting RTC\_EN = 0 and then entered by the same conditions as RTC mode. During DELIVERY mode, only the nONKEY, CHG\_WAKE, and the VDDREF detection circuitry is enabled. Connecting only a backup battery results in DELIVERY mode.



### 5.2.6 NO-POWER Mode

In the absence of a (charged) backup battery, the DA9063 enters NO-POWER mode when VDDCORE drops below the VPOR\_LOWER threshold. As long as VDDCORE stays below the VPOR\_UPPER threshold, an internal power-on-reset (nPOR) signal remains asserted. In this mode, only the VDDCORE threshold comparator is active. This comparator simply checks for a condition that allows the DA9063 to turn on again. When a good supply is subsequently available again on VDDREF (> 2.4 V), VDDCORE is able to rise above VPOR\_UPPER and the DA9063 leaves NO-POWER mode.

### 5.2.7 Power Commander Mode

This is a special mode for evaluation and configuration development. In Power Commander mode, the DA9063 is configured to load the control register default values from the HS 2-WIRE interface, instead of from the OTP cells, so that un-programmed DA9063 samples will power up, allowing evaluation and verification of a proposed user configuration.

Power Commander mode is enabled by connecting TP to a 3.3 V to 5.0 V voltage.

#### Note

In Power Commander mode, GPI14 and 15 are configured for HS-2-WIRE interface operation (with VDDCORE as the supply) and GPO12 is configured as an output for nVDD\_FAULT. Any register writes or OTP loads which can change this configuration are ignored until DA9063 has exited from Power Commander mode.

After leaving the POR state, the DA9063 informs the system that it is waiting for a programming sequence by driving nVDD\_FAULT low. The software running on the PC monitors nVDD\_FAULT and responds by downloading the values into the configuration registers within DA9063. nVDD\_FAULT is automatically released after the download is complete.

There are two programming sequences performed in Power Commander mode. The first takes place between RESET and POWERDOWN mode and the second between POWERDOWN and SYSTEM mode.

### Note

To correctly configure DA9063, addresses 0x0A to 0x36, 0x82 to 0xCF, and 0x104 to 0x12E should be programmed during the first sequence. Registers 0x0E, 0x82, and 0xA3 to 0xB3 should be programmed during the second sequence.

When the first programming sequence is complete, DA9063 will be in POWERDOWN mode. Progression from this mode is determined by the values programmed for SYS\_EN and AUTO\_BOOT. If DA9063 has been directed to progress from POWERDOWN mode then it drives pin nVDD\_FAULT low for a second time to request that the SW performs the second programming sequence.

Once the second programming sequence is complete, the progress of the power-up sequence is controlled by the values loaded during the programming sequence.

The programmed configuration can be identified by reading the fuse register CONFIG\_ID.

### Note

During Power Commander mode, the fault detection status bit VDD\_FAULT and the level at the related pin nVDD-FAULT do not match and do not indicate a low voltage level at VDDOUT. An enabled shutdown from a 5 s assertion of GPIO14/15 will be ignored during POWER Commander mode. Any nIRQ and event assertion when accessing the HS 2-WIRE interface (E\_GPI14) is suppressed in this mode.



# 5.3 Start-Up from NO-POWER Mode

## 5.3.1 Power-On-Reset (nPOR)

The DA9063 generates an internal power-on-reset nPOR (active low) following the initial connection of a supply to VDDREF.

While the VDDCORE voltage is below the threshold VPOR\_UPPER, the internal signal nPOR is driven low and the DA9063 will not start-up. This is NO-POWER mode. When the VDDCORE voltage rises above VPOR\_UPPER, the following occur:

- The nPOR is driven high (flagged by the POR bit being set in register FAULT\_LOG).
- The oscillator is enabled.
- The VREF reference is enabled.
- The complete OTP block is read and stored in the register bank.
- The DA9063 progresses into POWERDOWN mode.

From POWERDOWN mode, the DA9063 continues through the power-up sequence if either:

- the power domain SYSTEM was enabled by the input port, SYS\_EN, or,
- the power domain SYSTEM was enabled in OTP settings and AUTO\_BOOT was enabled.

With AUTO\_BOOT disabled and the power domain SYSTEM enabled in OTP settings, a non-suppressed wake-up event allows the DA9063 to continue through the power-up sequence.

# 5.4 Exiting Reset Mode and Application Wake-up

Application startup requires a sufficient V<sub>SYS</sub> supply, as determined by the VDD\_START feature, and a wake-up event.

### 5.4.1 VDD START

The DA9063 VDD\_START feature prevents endless looping of false starts in a weakly-powered system. VDD\_START limits the number of automatic restart attempts to three. With reference to Figure 16:

- Figure 16(a): The PMIC starts from NO-POWER mode.
- Figure 16(b): First startup attempt. The PMIC transitions to the ACTIVE state when V<sub>SYS</sub> rises above V<sub>DD\_FAULT\_UPPER</sub>.
- Figure 16(c): If, during the first startup attempt, the V<sub>SYS</sub> supply drops below V<sub>DD\_FAULT\_LOWER</sub> for more than 100 ms, the PMIC shuts down to the SHUTDOWN state. V<sub>DD\_FAULT\_UPPER</sub> is increased automatically by 250 mV. However, the increased V<sub>DD\_FAULT\_UPPER</sub> is limited to a maximum of 3.70 V.
- Figure 16(d): Second startup attempt. If V<sub>SYS</sub> rises above the new V<sub>DD\_FAULT\_UPPER</sub> threshold, then the PMIC will power-up to the ACTIVE state.
- Figure 16(e): If, during the second startup attempt, the V<sub>SYS</sub> supply drops below <sub>VDD\_FAULT\_LOWER</sub> for more than 100 ms, the PMIC shuts down to the SHUTDOWN state. V<sub>DD\_FAULT\_UPPER</sub> is increased automatically by a further 250 mV (500 mV above its original setting). However, the increased V<sub>DD\_FAULT\_UPPER</sub> is limited to a maximum of 3.70 V.
- Figure 16(f): Third startup attempt. If V<sub>SYS</sub> rises above the new V<sub>DD\_FAULT\_UPPER</sub> threshold, then the PMIC will power-up to the ACTIVE state.
- Figure 16(g): If, during the third startup attempt, the V<sub>SYS</sub> supply drops below V<sub>DD\_FAULT\_LOWER</sub> for more than 100 ms, the PMIC shuts down. From then on, AUTO\_BOOT and wake-up from non-user events are temporarily disabled. 'User events' are defined in Table 40.






Figure 16: VDD\_START Faults

### NOTE

- During an attempt to restart, the entry into the ACTIVE state is delayed by 1 s.
- The ACTIVE state also includes POWER1 mode. The PMIC has the same VDD\_START behavior from the POWERDOWN and SYSTEM modes as from the ACTIVE state.
- AUTO\_BOOT and wake-up from non-user events are re-enabled after the application has successfully
  powered up to the ACTIVE state for more than 16 s. This also resets the start-up threshold to
  VDD\_FAULT\_UPPER + 0 mV.

Until the host has been booted, an OTP-enabled flashing LED may be driven from GPIO11, 14, or 15 to indicate to the user that the device is supplied with (insufficient) power. When CHG\_WAKE is connected to a charger, the VDD\_START-triggered LED flashing continues as long as an external supply is charging the battery. The flashing LED can be configured via controls RESET\_BLINKING, BLINK\_DUR, and BLINK\_FRQ. After the application is running, the blinking LED can be stopped via a host register write.

### 5.4.2 Wake-Up Events

DA9063 offers two types of wake-up event, user events and system events (see Table 40). Non-suppressed user events (for example, nONKEY, CHG\_WAKE or from GPIOs) are always processed and trigger a wake-up.

Wake-up events can be individually suppressed by setting the related nIRQ mask bit. When nONKEY\_LOCK is asserted a wake-up requires the debounced signal from nONKEY to be low for a time longer than the configured KEY\_DELAY. It is not recommended to mask system events, instead disable the unwanted event sources (for example, GPIs, GPADC, 1.2 V comparator). The wake-up from GPIOs (or selected alternate features that use a shared GPI event) has to be enabled via GPI<</li>

After a valid wake-up condition is detected, a subset of the OTP configuration is read and the values are used to reconfigure the regulator voltage registers Vxxx\_A, the power domain enable settings (if not suppressed via SYSTEM\_EN\_RD) and the sequencer timer.

DA9063 then asserts the EXT\_WAKEUP signal towards the host processors and configures regulators with an ID pointing at slot 0 to their target state. If the power domains are not pre-enabled from OTP settings, the host processor must control further application start-up (via the power domain enable ports, SYS\_EN, PWR\_EN and PWR1\_EN). Alternatively the DA9063 continues powering-up



the OTP-enabled domains via the power domain sequencer, but the power sequencer will not start to enable the system supplies unless SYSTEM\_EN is asserted.

Progression to ACTIVE mode requires assertion of POWER\_EN from the host via port PWR\_EN, a register write, or enabled in OTP. After starting the WATCHDOG timer the host processor must assert the WATCHDOG bit within the configured time window. If this does not happen, the statemachine terminates ACTIVE mode and returns to RESET mode.

Table 40: Wake-up Events

Signal : Event	Wake-up	User Event	System Event	IRQ
V <sub>SYS</sub> monitor : E_VDD_MON	Х		Х	Х
VDD_FAULT pre-warning : E_VDD_WARN	Х		Х	Х
RTC alarm : E_ALARM	Х		Х	Х
RTC periodic tick : E_TICK	Х		Х	Х
Voltage comparator flipped : E_COMP1V2	Х		Х	Х
Pressed On key : E_nONKEY	Х	Х		Х
Wake-up from companion charger : E_WAKE	Х	Х		Х
LDO over current detect : E_LDO_LIM	Х		Х	Х
Regulator voltage out-of-range : E_REG_UVOV	Х		Х	Х
Critical junction temperature : E_TEMP	Х		Х	Х
Power sequencing ready : E_SEQ_RDY			Х	Х
Voltage ramping ready : E_DVC_RDY			Х	Х
Manual ADC result ready : E_ADC_RDY			Х	Х
GPIOs passive to active transition : E_GPIx	Х	Х		Х
ADC 1, 2, 3 threshold : via GPI0, 1, 2	Х		Х	Х
SYS_EN, PWR_EN, PWR1_EN (passive to active transition) : via GPIO8, 9, 10	Х		х	Х
HS-2-WIRE interface : via GPIO14	Х		Х	Х



# 5.5 Power Supply Sequencer

The DA9063 power supplies are enabled with a sequencer that contains a programmable step timer, a programmable ID array of slot pointers, and four predefined pointers (SYSTEM\_END, POWER\_END, MAX\_COUNT, and PART\_DOWN), as illustrated by Figure 17. The sequencer is able to control up to 32 IDs (six bucks, 11 LDOs, 7 external FET/IC controls, a Wait ID (GPI10), an EN\_32K enable, and an ID to activate power down settings), which can be grouped to three power domains.

The power domains have configurable size and their borders are described by the location pointers SYSTEM END, POWER END, and MAX COUNT.

The lowest level power domain SYSTEM starts at step 1 and ends at the step that is described by the location pointer SYSTEM\_END. The second level domain POWER starts at the successive step and ends at POWER\_END. The third level domain POWER1 starts at the consecutive step and ends at MAX\_COUNT. The values of pointer SYSTEM\_END, POWER\_END, and MAX\_COUNT are predefined in OTP registers and should be configured as SYSTEM\_END < POWER\_END < MAX\_COUNT.

The domain system can be thought of as the minimum set of supplies required to enable the core of the target system.

If the control OTPREAD\_EN is enabled, the regulator voltages, sequence domain enables (if not suppressed via control SYSTEM\_EN\_RD), and the sequence timer are reset to their OTP values during the transition from power down to system.

The second level domain POWER includes supplies that are required on top to trigger the application and set the DA9063 into ACTIVE mode. POWER1 can be understood as one of the POWER domains that can be used for further sequenced control of supply blocks during ACTIVE mode (for example, for a sub-application like WLAN or a baseband chipset).

### Note

It is recommended that the system is configured to reach ACTIVE mode before running applications.

### 5.5.1 Powering Up

All buck converters and 11 LDOs of DA9063 have a unique sequencer ID. The power-up sequence is defined by an OTP register bank that contains a series of supplies (and other features), each of which point to a selected sequencer time slot. Several supplies can point to the same time slot which is therefore enabled in parallel by the sequencer. Time slots that have no IDs pointing at them are dummy steps that do nothing but insert a configurable time delay (marked in Figure 17 as D). Supplies/IDs that do not point to a sequencer time slot between 1 and MAX\_COUNT are not enabled by the power sequencer but can be controlled individually by the host (via the power manager interface).

During power-up, the sequencer starts at slot 0. If DEF\_SUPPLY is asserted, it checks all regulators/rail switches for an ID pointing to slot 0. Cleared LDOxx\_AUTO/BUCKxxx\_AUTO/xxx\_SW\_AUTO bits are configured by setting the related control Bxxx\_CONF/LDOxx\_CONF/xxx\_SW\_CONF, otherwise the regulator is enabled. To minimize inrush currents, it is recommended to enable no more than a single default regulator via DEF\_SUPPLY. During power-up, the regulator output voltage is taken from the VBxxx\_A/VLDOxx\_A registers. During power-down, regulators/rail switches with a cleared control in Bxxx\_CONF/LDOxx\_CONF/xxx\_SW\_CONF are disabled, otherwise the regulator voltage is changed to VBxxx\_B/VLDOxx\_B when entering slot 0. When DEF\_SUPPLY is released, slot 0 is not processed by the sequencer (regulators/rail switches with an ID pointing at slot 0 remain unchanged).



The progression of the sequencer to slot 1 is dependent on certain conditions:

- If AUTO\_BOOT and SYSTEM\_EN are both asserted (via port, by register write or in OTP), the sequencer asserts the READY signal (if GP\_FB1 is so configured) and then continues by processing slot 1.
- If AUTO BOOT is not asserted, the sequencer remains in a holding start state, waiting for either:
  - the assertion of SYSTEM\_EN, or,
  - o any other wake-up event if SYSTEM EN is already enabled.

All supplies (and other sequenced features) that are pointing at slot 1 are then processed. This is similar to the processing of slot 0 with the exception that DEF\_SUPPLY has no effect on slots apart from slot 0. From slot 1, the sequencer progresses until it reaches the position of pointer SYSTEM\_END. At this point, all IDs of the first power domain SYSTEM are enabled and, if POWER\_EN is not asserted, the DA9063 releases the READY signal (in combination with optional assertion of E\_SEQ\_RDY).




Figure 17: Assignment of Actions to Sequencer Slot IDs

**Table 41: Power Sequencer Controlled Actions** 

Action	Sequencer Time Slot	
Control LDO1	LDO1_STEP	
Control LDO2	LDO2_STEP	
Control LDO3	LDO3_STEP	
Control LDO4	LDO4_STEP	
Control LDO5	LDO5_STEP	
Control LDO6	LDO6_STEP	
Control LDO7	LDO7_STEP	
Control LDO8	LDO8_STEP	
Control LDO9	LDO9_STEP	
Control LDO10	LDO10_STEP	
Control LDO11	LDO11_STEP	
Control BUCKCORE1	BUCKCORE1_STEP	

Datasheet Revision 2.2 12-Mar-2019



Action	Sequencer Time Slot		
Control BUCKCORE2	BUCKCORE2_STEP		
Control BUCKPRO	BUCKPRO_STEP		
Control BUCKIO	BUCK_IO_STEP		
Control BUCKMEM	BUCKMEM_STEP		
Control BUCKPERI	BUCKPERI_STEP		
Control CORE_SW	CORE_SW_STEP		
Control PERI_SW	BUCKPERI_STEP		
Assert/Release GPIO2	GP_RISE1_STEP		
Release/Assert GPIO2	GP_FALL1_STEP		
Assert/Release GPIO7	GP_RISE2_STEP		
Release/Assert GPIO7	GP_FALL2_STEP		
Assert/Release GPIO8	GP_RISE3_STEP		
Release/Assert GPIO8	GP_FALL3_STEP		
Assert/Release GPIO9	GP_RISE4_STEP		
Release/Assert GPIO9	GP_FALL4_STEP		
Assert/Release GPIO11	GP_RISE5_STEP		
Release/Assert GPIO11	GP_FALL5_STEP		
Wait for active state at GPI 10	WAIT_STEP		
Wait for stable oscillator signal	EN32K_STEP		
PD_DIS	PD_DIS_STEP		

On completion of domain SYSTEM, the sequencer waits for POWER\_EN to be asserted (via the PWR\_EN port, a register write or in OTP). When POWER\_EN is asserted, the signal READY is asserted (if not already asserted) and regulators/IDs of domain POWER are enabled sequentially. The sequencer stops at the position of pointer POWER\_END. At this point it also: releases the READY signal (if POWER1\_EN is not asserted); optionally asserts E\_SEQ\_RDY; enables the initial WATCHDOG timer and waits for the first associated alive feedback from the host processor. After this, the start-up of the DA9063 progresses into ACTIVE mode.

A third power domain, POWER1, can be enabled via POWER1\_EN (asserted by PWR1\_EN port, register write or in OTP). It enables all consecutive IDs until the position of pointer MAX\_COUNT has been reached. The READY signal is asserted as long as IDs are processed (if enabled) and E\_SEQ\_RDY is asserted when reaching MAX\_COUNT.

On start-up, and if OUT\_CLOCK is asserted, the sequencer waits at a slot containing ID EN32K\_STEP until the 32 kHz clock stabilizes, see Section 5.14.1.1.



# 5.5.2 Power-Up Timing




Figure 18: Power-Up Timing

# 5.5.3 Programmable Slot Delays

The delay between the slots of a sequence is controlled via the programmable value of SEQ\_TIME in register SEQ\_TIMER. This has a default delay of 128  $\mu$ s per slot (min. 32  $\mu$ s, max. 8 ms). The delay time between individual supplies can be extended by leaving a consecutive slot(s) with no IDs pointing to it: these are dummy slots. The dummy slots have an independent delay configured by

Datasheet Revision 2.2 12-Mar-2019



SEQ\_DUMMY. These delay times, in register SEQ\_TIMER, are (re-)loaded from OTP every time domain SYSTEM begins to power-up.

# 5.5.4 Powering Down

When the DA9063 is powering down, the sequencer disables the supplies in reverse order and timing, asserts READY during sequencing, and triggers E\_SEQ\_RDY on reaching the target sequencer slot. Supplies that are configured to stay on (LDO<x>\_CONF, B<x>\_CONF, xxx\_SW\_CONF bit is set) are not disabled and are configured with the voltage setting from register VB<x>\_B/VLDO<x>\_B when the related time slot/ID is processed. The state of the regulators that are enabled for GPI control will not be changed by the sequencer when processing the related ID. This also applies for the selection of the related V<x>\_A or V<x>\_B voltage control register in case a regulator is enabled for GPI voltage selection.

If powering down is initiated by clearing POWER1\_EN, the sequencer stops controlling IDs before the domain pointer POWER\_END is reached. If POWER\_EN is cleared, the domain POWER1 is powered down followed by POWER before the sequencer reaches pointer SYSTEM\_END. These modes are used to temporarily disable optional features of a running application for reduced power (sleep mode).

If SYSTEM\_EN is cleared the sequencer processes all IDs lower than the pointer position down to slot 0. The sequencer can be forced to stop the intended power down sequence prior to maturity at pointer position PART\_DOWN via an asserted control STANDBY (PART\_DOWN has to point into domain SYSTEM). In these cases the power sequencer has reached the application's POWERDOWN mode (hibernate/standby), which enables the option to reset regulator settings for the consecutive power-up sequence from OTP (enabled by OTPREAD\_EN).

Wake-up events are enabled when the sequencer reaches slot 0 or pointer PART\_DOWN (ignored outside of POWERDOWN mode). The assertion of nIRQ from events during POWERDOWN mode may be delayed until ACTIVE mode is reached the next time if configured by nIRQ\_MODE. During processing slot 0, all supplies pointing into this step with a cleared control Bxxx\_CONF/LDOxx\_CONF/xxx\_SW\_CONF are disabled, otherwise the regulator voltage is changed to VBxxx\_B/VLDOxx\_B (if bit DEF\_SUPPLY is asserted). Asserting control register bit SHUTDOWN first powers down to slot 0 and then forces the DA9063 into RESET mode. Autonomous features such as the 32K output buffer or the Auto-ADC measurement can be disabled temporarily for POWERDOWN mode via register PD\_DIS. The timing for processing PD\_DIS can be defined by selecting a step inside the sequence. Features asserted in PD\_DIS are (re-)enabled when PD\_DIS is processed during a power-up sequence.

Control nRES\_MODE enables the assertion of nRESET before executing a power-down sequence and starting the reset timer during the consecutive powering up. This is also true for partial POWERDOWN mode, when the sequencer powers down to pointer position PART\_DOWN. The reset timer starts to run from the selected RESET\_EVENT and releases the nRESET port after the reset timer expires.

# 5.5.5 User Programmable Delay

A conditional mode transition can be achieved using ID WAIT\_STEP. If pointing into the power sequence the progress of an initiated mode transition can be synchronized, for example with the state of a host. This is indicated by toggling the signal at GPI10 to its configured active state. 'To begin the wait step, the event bit E\_GPI10 must be clear. This is the typical case for a system cold boot. The wait is terminated when an event is detected by the PMIC on GPI10. To use this feature during a warm boot, such as waking up after a power-down from ACTIVE to POWERDOWN, the E\_GPI10 bit must first be cleared of any previous GPI10 event. A safety timeout of 500 ms can be selected in TIME\_OUT to trigger a power-down to RESET mode (including the assertion of WAIT\_SHUT inside register FAULT\_LOG) if E\_GPI10 is not asserted in time. The ID WAIT\_STEP provides an alternate timer mode, selected by WAIT\_MODE and configured by WAIT\_TIME, which


# **DA9063**



# **System PMIC for Mobile and Automotive Applications**

provides a delay timer for a selected sequencer step. To enable symmetric sequence behavior, ID WAIT\_STEP should not share a sequencer slot with other IDs. In the case of a shutdown sequence to RESET mode any waiting/delay at ID WAIT\_STEP is skipped.





**Figure 19: Power Mode Transitions** 



# 5.6 System Monitor (Watchdog)

After powering up domain POWER, the DA9063 can initiate a watchdog monitor function. The host processor must write a 1 within a configured  $t_{WD\_MAX}$  time into control WATCHDOG, thereby indicating that the host is alive. If the host does not write 1 to this watchdog bit within the  $t_{WD\_MAX}$  time, the DA9063 asserts TWD\_ERROR in the FAULT\_LOG register and powers down to RESET mode.

After this first write, the host must continue to write to this watchdog bit within the configured time or DA9063 powers down as described above. The time window has a minimum time  $t_{WD\_MIN}$  fixed at 110 ms and a maximum time  $t_{WD\_MAX}$ , nominally 2.048 s. The  $t_{WD\_MAX}$  value can be extended by multiplying the nominal  $t_{WD\_MAX}$  by the value of register bits TWDSCALE. TWDSCALE is used to extend the  $t_{WD\_MAX}$  time by x1, x2, x4, x8, x16, x32, or x64.

Once in the ACTIVE state, the DA9063 continues to monitor the system unless it is disabled by setting TWDSCALE to zero. When powering down from ACTIVE mode, the watchdog monitor is stopped unless it enters POWERDOWN mode via WATCHDOG\_PD.

If the WATCHDOG register bit is set to a 1 within the time window, the watchdog monitor resets the timer, sets the watchdog bit back to zero (this bit is always read as zero) and waits for the next watchdog signal. The watchdog trigger can also be asserted from the host by asserting KEEP\_ACT in hardware. This mode is selected with control PM\_FB2\_PIN and removes the above requirement for the periodic setting of the watchdog bit.

The watchdog feature can be disabled by setting TWDSCALE to zero.

### 5.7 **GPIO Extender**

The DA9063 includes a GPIO extender that provides up to 16 V<sub>DDREF</sub> -tolerant general purpose input/output ports, each controlled via registers from the host, see Table 42 and Figure 20.

The GPIO ports are pin-shared with ports from GPADC, HS-2-WIRE-interface and signals from the power manager. Configuration settings and events from GPIx ports are also shared with alternative features. For example, if GPIO1\_PIN is configured to be ADCIN2, exceeding the configured ADC thresholds triggers a GPI1 event that generates a maskable GPI1 interrupt. The GPI active High/Low setting from the GPIOx\_TYPE register and the selection of pull-up resistor is also applicable to the alternative port functions selected via GPIOx\_PIN (for example, SYS\_EN, PWR\_EN and PWR1\_EN). This is also true for GPIOx\_WEN, which is used to enable triggering of a wake-up event (ADCIN1, ADCIN2, ADCIN3, SYS\_EN, PWR\_EN, PWR1\_EN, HS-2-WIRE interface). When GPI ports are enabled (including being enabled by changing the setting of GPIOx\_PIN), the GPI status bits are set to their non-active state. This ensures that any signals that are already active are detected and immediately generate any appropriate events.

In ACTIVE and POWERDOWN mode, the GPIO extender can continuously monitor the level of ports that are selected as general purpose inputs. GPIs are supplied from the internal rail VDDCORE or VDD\_IO2 (selected via GPI\_V) and can be configured to trigger events in active-high or active-low mode. The input signals can optionally be debounced (configurable via control DEBOUNCING, 10 ms default) and the resulting signal level is reflected by the status register GPIx. When the status has changed to its configured active state (edge sensitive) the assigned event register is set and the nIRQ signal is asserted (unless this nIRQ is masked). GPIs can be individually configured to generate a system wake-up via GPIxx\_WEN.

If enabled via regulator controls LDOx\_GPI/Bxxx\_GPI, the ports GPI1, GPI2, and GPI13 can be used to enable/disable regulators or rail switches (that is, controlling LDOx\_EN/Bxxx\_EN/xxx\_SW\_EN). The GPI active level is selected via the related GPIxx\_TYPE control. GPI ports that are selected for this hardware control of one or more regulators do not generate events (nIRQ). GPI1, 2, and 13 can alternatively be selected to toggle the VLDOx\_SEL/VBxxxx\_SEL. Apart from changing the regulator output voltage, this feature also allows hardware control of regulator mode (sync/sleep mode) via selection of the settings contained in xxxx\_SL\_A and xxxx\_SL\_B (but only for those bucks configured



with Bxxxx\_MODE = 00). When a regulator is controlled via GPI, its enable and voltage register selection are no longer controlled by the power sequencer (processing the related ID only affects non-GPI controlled functionality). However, these settings can still be changed via register writes from the control interface.

Events on GPI10 can be used to control the progress of the power sequencer. Processing ID WAIT\_STEP causes the sequencer to wait until GPI10 changes into its active state.

### Note

Supplies directly enabled/disabled from GPI1, 2, or 13 have to be excluded from the power sequencer control (IDs of these supplies should point into a slot higher than MAX\_COUNT)

If defined as an output, GPO0, 1, 3 to 6, 10 to 11, and 13 to 15 can be configured to be open-drain instead of push-pull. The supply rail can be individually selected from either VDD\_IO1 or VDD\_IO2. By disabling the internal 120 k $\Omega$  pull-up resistor when in open-drain mode, the GPO can also be supplied from an external rail (see registers CONFIG\_K and CONFIG\_L). The GPO output state reflects the respective register bit GPIOx MODE.

When configured as outputs, GPO 2, 7, 8, 9, and 11 can be controlled by the DA9063 power sequencer. Five pairs of level asserting and level releasing IDs (GP\_RISE1\_STEP/GP\_FALL1\_STEP to GP\_RISE5\_STEP/GP\_FALL5\_STEP) may be assigned individually to slots of the power sequencer, which trigger the configured level transition on the GPOs when processing the related ID during powering up (see Table 41 for assignments). The configured level change is inverted when processing the IDs during powering down. These are intended for use as enable signals either for external regulators or other devices in the system.

When the GPIO unit is off (POR), all ports are configured as open drain output with high level (pass device switched off, high impedance state). When leaving POR, the pull-up or pull-down resistors are configured from registers CONFIG\_K and CONFIG\_L. When the GPIO unit is temporarily disabled by the power sequencer (via GPI\_DIS or PMCONT\_DIS) level transitions on inputs are no longer detected and I/O drivers keep their configuration and programmed levels.

GPO12 can be driven by the state of VDD\_MON to provide an active high 'Power good' signal (selected via GPIO12\_PIN).

GPO10, 11, 14, and 15 are extended power GPO ports, where the maximum sink current is 11 mA and the maximum source current is 4 mA. This enables driving LEDs. The output ports GPO11, GPO14, and GPO15 can be toggled with a configurable periodic pulse configured via BLINK\_FRQ and BLINK\_DUR and include an optional PWM control. The generated PWM signals have a duty cycle from 0 % to 100 % with a repetition frequency of 21 kHz and 95 steps (using one 2 MHz clock for each step). The duty cycle is set by the controls GPO11\_PWM, GPO14\_PWM, and GPO15\_PWM, with any value larger than 0 enabling the PWM mode of operation. The PWM control can also be made to dim the brightness between its current value and a new value at a rate of 32 ms per step. Selection of this mode is set by GPO11\_DIM, GPO14\_DIM, and GPO15\_DIM. When set to zero the PWM ratio immediately changes. This creates a common anode tricolor LED brightness control. Flashing is driven from the crystal oscillator when control CRYSTAL has been asserted; otherwise an auxiliary on-chip oscillator is used.

LEDs are recommended to be low-side driven (using the GPIOs in sink mode) which is configured by setting GPIOx\_MODE = 1.



**Table 42: GPIO Overview** 

GPIO	Alternate Port	Alternate Port Shared Resources	GPI Wake-up	Remark
0	ADCIN1	E_GPI0, M_GPI0, GPIO0_MODE	х	Auto measure ADC
1	ADCIN2	E_GPI1, M_GPI1, GPIO1_MODE	Regulator control x (in other modes)	Auto measure ADC/1.2V comparator, HW control of regulator
2	ADCIN3	E_GPI2, M_GPI2, GPIO2_MODE	Regulator control x (in other modes)	Auto measure ADC, HW control of regulator/ power sequencer controlled GPO
3	CORE_SWG		х	Power sequencer controlled ext. FET
4	CORE_SWS		х	Power sequencer controlled ext. FET voltage sense
5	PERI_SWG		x	Power sequencer controlled ext. FET
6	PERI_SWS		х	Power sequencer controlled ext. FET voltage sense
7			х	Power sequencer controlled GPO
8	SYS_EN	E_GPI8, M_GPI8, GPIO8_TYPE, GPIO8_WEN, GPIO8_MODE	×	Power sequencer controlled GPO
9	PWR_EN	E_GPI9, M_GPI9, GPIO9_TYPE, GPIO9_WEN, GPIO9_MODE	×	Power sequencer controlled GPO
10	PWR1_EN	E_GPI10, M_GPI10, GPIO10_TYPE, GPIO10_WEN, GPIO10_MODE	x	High power GPO, input signal for ID WAIT
11			Х	High power GPO (LED flashing/PWM), Power Sequencer controlled GPO
12	nVDD_FAULT	GPIO12_TYPE, GPIO12_WEN, GPIO12_MODE	х	VDD_MON state controlled GPO (POWER_GOOD)
13	GP_FB1	GPIO13_TYPE, GPIO13_MODE	Regulator control x (in other modes)	HW control of regulator
14	DATA	E_GPI14, M_GPI14, GPIO14_TYPE, GPIO14_MODE	x	High power GPO (LED flashing/PWM), Reset via long assertion in parallel with GPI15, 2nd 2-WIRE or DVC Control Interface
15	CLK		х	High power GPO (LED flashing/PWM), Reset via long assertion in parallel with GPI14, 2nd 2-WIRE or DVC Control Interface






Figure 20: GPIO Principal Block Diagram (Example Paths)



### 5.8 Control Interfaces

The DA9063 is register controlled by the host software. The DA9063 offers two independent serial control interfaces to access these registers (Figure 21). The communication via the main power manager interface is selected via control IF\_TYPE during the initial OTP read to be either a 2-WIRE (I²C Compatible), or 4-WIRE (SPI compliant) connection. The alternate interface is a fixed 2-WIRE bus. Data is shifted into or out from DA9063 under the control of the host processor that also provides the serial clock. The interfaces are usually only configured once from OTP values, which are loaded during the initial start-up. The interface configuration can be changed by the host. However, care must be taken that changes are not made while the interface is active. If enabled, IF\_RESET forces a reset of all control interfaces when port nSHUTDOWN is asserted.

## 5.8.1 Power Manager Interface (4- and 2-WIRE Control Bus)

This is the dedicated power control interface from the primary host processor. In 4-WIRE mode, the interface uses a chip-select line (nCS/nSS), a clock line (SK), a data input (SI), and a data output line (SO).

### 5.8.1.1 4-WIRE Communication

In 4-WIRE mode, the DA9063 register map is split into four pages with each page containing up to 128 registers. The register at address zero on each page is used as a page control register. The default active page after reset includes registers 0x01 to 0x7F. Writing to the page control register changes the active page for all subsequent read/write operations unless an automatic return to page 0 was selected by asserting control REVERT. Unless REVERT was asserted after modifying the active page it is recommended to read back the page control register to ensure that future data exchange accesses the intended registers.

The 4-WIRE interface features a half-duplex operation (data can be transmitted and received within a single 16-bit frame) with an enhanced clock speed (up to 14 MHz). It operates at the provided host clock frequencies.




Figure 21: Schematic of 4- and 2-WIRE Power Manager Bus

A transmission begins when initiated by the host. Reading and writing is accomplished using an 8-bit command, which is sent by the host prior to the exchanged 8-bit data. The byte from the host begins shifting in on the SI pin under the control of the serial clock SK provided from the host. The first 7 bits specify the register address (0x01 to 0x7F) to be written or read by the host. The register address is automatically decoded after receiving the seventh address bit. The command word ends with a R/W bit which, together with the control bit R/W\_POL, specifies the direction of the next data exchange. During register writing, the host continues sending out data during the following 8 SK clocks. For reading, the host stops transmitting and the 8-bit register is clocked out of the DA9063 during the consecutive 8 SK clocks of the frame. Address and data are transmitted MSB first. The polarity (active state) of nCS is defined by control bit nCS\_POL. nCS resets the interface when inactive and it must be released between successive cycles.



The SO output from DA9063 is normally in a high-impedance state and active only during the second half of read cycles. A pull-up or pull-down resistor may be needed on the SO line if a floating logic signal can cause unintended current consumption inside other circuits.

**Table 43: 4-WIRE Clock Configurations** 

CPOL Clock Polarity	CPHA Clock Phase	Output Data is Updated at SK Edge	Input Data is Registered at SK Edge
0 (idle low)	0	falling	rising
0 (idle low)	1	rising	falling
1 (idle high)	0	rising	falling
1 (idle high)	1	falling	rising

The DA9063 4-WIRE interface offers two further configuration bits. Clock polarity (CPOL) and clock phase (CPHA). CPOL determines whether SK idles high (CPOL = 1) or low (CPOL = 0). CPHA determines on which SK edge, data is shifted in and out. With CPOL = 0 and CPHA = 0, the DA9063 latches data on the SK rising edge. If CPHA = 1, the data is latched on the SK falling edge. The CPOL and CPHA states allow four different combinations of clock polarity and phase; each setting is incompatible with the other three. The host and DA9063 must be set to the same CPOL and CPHA states to communicate with each other.




Figure 22: 4-WIRE Host Write and Read Timing (Ncs\_POL = 0, CPOL = 0, CPHA = 0)






Figure 23: 4-WIRE Host Write and Read Timing (Ncs\_POL = 0, CPOL = 0, CPHA = 1)




Figure 24: 4-WIRE Host Write and Read Timing (Ncs\_POL = 0, CPOL = 1, CPHA = 0)






Figure 25: 4-WIRE Host Write and Read Timing (Ncs\_POL = 0, CPOL = 1, CPHA = 1)

**Table 44: 4-WIRE Interface Summary** 

	Parameter	Description	
	nCS	Chip select	
Cignal Lines	SI Serial input data	Master out, Slave in	
Signal Lines	SO Serial output data	Master in, Slave out	
	SK	Transmission clock	
Interface	Push-pull with tri-state		
Supply voltage	Selected from VDD_IO1 / VDD_IO2	1.6 to 3.3 V	
Data rate	Effective read/write data	Up to 7 Mbps	
Transmission	Half-duplex	MSB first	
Transmission	16-bit cycles	7-bit address, 1-bit read/write, 8-bit data	
	CPOL	clock polarity	
Configuration	СРНА	clock phase	
	nCS_POL	nCS active-low / -high	



### 5.8.1.2 2-WIRE Communication

With control IF\_TYPE = 1, the DA9063 power manager interface is configured for 2-WIRE serial data exchange. It has a configurable device address IF\_BASE\_ADDR (default read address: 0xB1, write address 0xB0). For details of configurable addresses, see control IF\_BASE\_ADDR in Section A.4.2.

In 2-WIRE mode, SK is the clock (CLK) and SI is data (DATA). The 2-WIRE interface is open-drain, supporting multiple devices on a single line. The bus lines must be pulled high by external pull-up resistors (2 k $\Omega$  to 20 k $\Omega$ ). The attached devices only drive the bus lines low by connecting them to ground. As a result, two devices cannot conflict if they drive the bus simultaneously. In standard/fast mode, the highest frequency of the bus is 400 kHz. The exact frequency can be determined by the application and does not have any relation to the DA9063 internal clock signals. The DA9063 follows the host clock speed within the described limitations and does not initiate any clock arbitration or slow down. Control TWOWIRE\_TO enables an automatic interface RESET that is triggered when the clock signal ceases to toggle for >35 ms (compatible with SMBus  $T_{\text{TIMEOUT}}$ ).

The interface supports operation compatible with Standard, Fast, Fast-Plus and High Speed modes of the I<sup>2</sup>C-bus specification Rev 03 (UM10204\_3). Bus clear, in the case of the DATA signal being stuck low, is achieved after receiving 9 clock pulses. Operation in High Speed mode at 3.4 MHz requires a minimum interface supply voltage of 1.8 V and a mode change in order to enable spike suppression and slope control characteristics compatible with the I<sup>2</sup>C-bus specification. The high speed mode can be enabled on a transfer-by-transfer basis by sending the master code (0000 1XXX) at the beginning of the transfer. The DA9063 does not make use of clock stretching and delivers read data without additional delay up to 3.4 MHz.

Alternatively, the interface can be configured to continuously use High Speed mode via PM\_IF\_HSM, so that the master code is not required at the beginning of every transfer. This reduces communication overhead on the bus, but limits the attachable slaves to the bus to compatible devices.

Communication on the 2-WIRE bus always takes place between two devices, one acting as the master and the other as the slave. The DA9063 only operates as a slave. Opposite to the 4-WIRE mode, the 2-WIRE interface has direct access to two pages of the DA9063 register map (up to 256 addresses). The register at address zero on each page is used as a page control register (with the 2-WIRE bus ignoring the LSB of control REG\_PAGE). Writing to the page control register changes the active page for all subsequent read/write operations unless an automatic return to page 0 was selected by asserting control REVERT. Unless REVERT was asserted after modifying the active page, a read-back of the page control register is recommended to ensure that future data exchange is accessing the intended registers.

In 2-WIRE operation, the DA9063 offers an alternative method to access register pages 2 and 3. These pages can be accessed directly by incrementing the device address by one (default read address 0xB3; write address 0xB2). This removes the need to write to the page register before access to pages 2 and 3, thus reducing the traffic on the 2-WIRE bus.



### 5.8.1.3 Details of the 2-WIRE Control Bus Protocol

All data is transmitted across the 2-WIRE bus in groups of 8 bits. To send a bit, the SI line is driven at the intended state while the SK is LOW (a low on SI indicates a zero bit). Once the SI has settled, the SK line is brought high and then low. This pulse on SK clocks the SI bit into the receiver's shift register, see Figure 26.

A two byte serial protocol is used containing one byte for address and one byte data. Data and address transfer is MSB transmitted first for both read and write operations. Transmission begins with the START condition from the master while the bus is idle. It is initiated by a high-to-low transition on the SI line while the SK is in the high state (a STOP condition is indicated by a low-to-high transition on the SI line while the SK is in the high state).



Figure 26: Timing of 2-WIRE START and STOP Condition

The 2-WIRE bus is monitored by the DA9063 for a valid slave address when the interface is enabled. It responds immediately when it receives its own slave address. This 'Acknowledge' is done by pulling the SI line low during the following clock cycle (see the white blocks marked A in Figure 27 to Figure 31).

The protocol for a register write from master to slave consists of a start condition, a slave address with read/write bit and the 8-bit register address followed by 8 bits of data terminated by a STOP condition (all bytes responded by DA9063 with Acknowledge), as illustrated in Figure 27.




Figure 27: 2-WIRE Byte Write (SI/DATA Line)

When the host reads data from a register, it first has to write access the DA9063 with the target register address and then read access the DA9063 with a Repeated START or alternatively a second START condition. After receiving the data, the host sends Not Acknowledge and terminates the transmission with a STOP condition (Figure 28).






Figure 28: Examples of 2-WIRE Byte Read (SI/DATA Line)

Consecutive (page) read mode is initiated from the master by sending an Acknowledge instead of Not Acknowledge after receipt of the data word. The 2-WIRE control block then increments the address pointer to the next 2-WIRE address and sends the data to the master. This enables an unlimited read of data bytes until the master sends a Not Acknowledge directly after the receipt of data, followed by a subsequent STOP condition. If a non-existent 2-WIRE address is read then the DA9063 returns code zero (Figure 29).




Figure 29: Examples of 2-WIRE Page Read (SI/DATA Line)

The slave address after the Repeated START condition must be the same as the previous slave address.

For enhanced data transfer efficiency, the DA9063 supports two write modes: Page Write mode and Repeated Write mode.

Page Write mode is used where the host has multiple bytes of data to be written to consecutive register addresses. It is selected by setting the WRITE MODE control to 0. For Page Write mode the master sends a device address followed by a register address then multiple data bytes. The 2-WIRE interface automatically increments the register address pointer after each data byte is received. The slave acknowledges each received byte of data until the master sends the STOP condition (Figure 30).



Figure 30: 2-WIRE Page Write (SI/DATA Line)

Repeated Write mode is used where the host has multiple bytes of data to be sent to non-consecutive registers. It is selected by setting the WRITE MODE control to 1. For Repeated Write mode the master sends a device address followed by multiple address-data pairs. The slave acknowledges each received byte until the master sends the STOP condition (Figure 31).

Datasheet Revision 2.2 12-Mar-2019





Figure 31: 2-WIRE Repeated Write (SI/DATA Line)



### 5.8.2 High Speed 2-WIRE Interface

The high speed HS 2-WIRE interface is the alternate serial control bus. It consists of DATA (data line) and CLK (clock line) and can be used as an independent control interface for data transactions between the DA9063 and a second host processor. The DA9063 high speed 2-WIRE interface has a configurable 8-bit write address (default 0xB4) and a configurable read address (default 0xB5). For details of configurable addresses see control IF\_BASE\_ADDR in Section A.4.2 The interface is enabled if HS2 DATA was selected via configuration control GPIO14\_PIN. The bus lines have to be pulled high by external pull-up resistors (2 k $\Omega$  to 20 k $\Omega$ ). GPIO14\_TYPE defines the supply rail of the interface (used for input logic levels and the internal pull-up resistors). The controls GPIO15\_PIN and GPIO15\_WEN are disabled when enabling the interface via GPIO14\_PIN.

When the interface receives a read or write command that includes a matching slave address, the DA9063 can trigger the assertion of nIRQ and an optional wake-up event (enabled via GPIO14\_WEN). If the nIRQ assertion from interface access is enabled (E\_GPI14), it should be masked as long as the HS 2-WIRE is in use. This nIRQ cannot be cleared via the HS 2-WIRE interface because every interface access triggers a re-assertion.

Except for the interface device addresses and the optional wake-up, the characteristics of the HS 2-WIRE interface are identical to the power manager 2-WIRE interface, see Section 5.8.1. High speed mode at 3.4 MHz can be enabled either via master code or continuously via PM\_IF\_HSM, but it does not support slope control for minimum tfDA specification.

# 5.9 Voltage Regulators

Three types of low drop-out regulators (LDOs) are integrated on the DA9063: for sensitive analog rails (for example, RF transceiver supply), the low noise regulators offer high PSRR across a wide frequency range; the LDOs provide an optimized PSRR and noise performance with lowest quiescent current. Quiescent current has been optimized for the always-on type regulators.

The regulators employ Dialog Semiconductor's Smart Mirror™ dynamic biasing that guarantees PSRR to be maintained across the full current range. Quiescent current consumption is dynamically adjusted to the load, which improves efficiency at light load conditions. Furthermore, Dialog Semiconductor's Smart Mirror™ technology allows the capacitor to be placed close to the load.

### Note

When placing an LDO capacitor remotely from the DA9063, the voltage drop (= load current \* parasitic PCB impedance) needs to be considered when configuring the LDO output voltage.

**Table 45: Regulator Control** 

Regulator	Туре	V <sub>out</sub> Steps (mV)	Mode	Output Voltage (V)	Supplied Max. Current (mA)	Current Limit LDO/ Bypass (mA)	V <sub>оит</sub> Control	Notes
LDO1	Always-on	20		0.6 to 1.86	100	200	DVC variable slew rate	Optional voltage tracking
LDO2	Standard	20		0.6 to 1.86	200	400	DVC variable slew rate	
LDO3	Standard	20	Bypass	0.9 to 3.44	200	400/300	DVC variable slew rate	
LDO4	Standard	20	Bypass	0.9 to 3.44	200	400/200	DVC variable slew rate	

Datasheet Revision 2.2 12-Mar-2019



Regulator	Туре	V <sub>оит</sub> Steps (mV)	Mode	Output Voltage (V)	Supplied Max. Current (mA)	Current Limit LDO/ Bypass (mA)	V <sub>OUT</sub> Control	Notes
LDO5	Standard	50		0.9 to 3.6	100	200	V <sub>оит</sub> programmable	
LDO6	Low noise	50		0.9 to 3.6	200	400	V <sub>OUT</sub> programmable	
LDO7	Standard	50	Bypass	0.9 to 3.6	200	400/300	V <sub>out</sub> programmable	
LDO8	Standard	50	Bypass	0.9 to 3.6	200	400/400	V <sub>OUT</sub> programmable	Switching vibration motor driver, common supply with LDO7
LDO9	Low noise	50		0.95 to 3.6	200	400	V <sub>OUT</sub> programmable	Common supply with LDO10
LDO10	Low noise	50		0.9 to 3.6	300	400	V <sub>OUT</sub> programmable	Common supply with LDO9
LDO11	Standard	50	Bypass	0.9 to 3.6	300	400/300	V <sub>оит</sub> programmable	
LDOCORE	Always-on			2.5 ±2% accuracy	4		V <sub>OUT</sub> non- programmable	Internal LDO

# 5.9.1 Regulators Controlled by Software

The regulators can be programmed via the power manager interface. All regulators can be enabled or disabled by a write command to the enable bit LDOxx\_EN. Each LDO has two voltage registers for output voltage A and B. The appropriate values are stored in the registers VLDOxx\_A and VLDOxx\_B. The specific output voltage is selected with the bit VLDOxx\_SEL. Changes to this control result in immediate output voltage changes on non-DVC regulators and ramped voltage transitions on DVC-enabled regulators. The output voltage can also be changed by directly re-programming the voltage control register. The sequencer also uses these registers and may write to them: their contents can therefore be found to differ from previous write commands.

For security reasons, the re-programming of registers that may cause damage when being incorrectly programmed (for example, voltage settings) can be disabled with control V\_LOCK. This disables write access to registers with an address higher than 0x7F.

# 5.9.2 Regulators Controlled by Hardware

All regulators can be enabled or disabled under hardware control using GPIO1, 2, or 13. The GPIO port used is defined in register LDOxx\_GPI. The output voltages can be switched by the GPIO port between the A and B voltage. The specific GPIO port is defined in register VLDOxx\_GPI. After detecting a rising or falling edge at the GPI, the DA9063 configures the related regulators with the status of GPI1, GPI2, or GPI13 (the event bit E\_GPI1, E\_GPI2, or E\_GPI13 is automatically cleared). A parallel write access to the regulator control registers is delayed and later overrides the hardware configuration. The sequencer does not affect regulators controlled via GPIOs.



### 5.9.3 Power Sequencer Control of LDOs

The power sequencer can control LDO1 to LDO11. The specific time slot of each LDO is defined with bit LDOx\_STEP in register bank starting at address 0x83. The sequencer enables and disables each LDO individually depending on the setting of each LDO's bit LDOx\_CONF and LDOx\_AUTO. To limit the inrush current, it is recommended to enable a maximum of one regulator (including bucks) per time slot.

If the control OTPREAD\_EN is set, the regulator control registers are reloaded from OTP before leaving POWERDOWN mode. During power-up, the sequencer always takes output voltage A (defined in register VLDOxx\_A). Therefore it also clears all VLDOxx\_SEL bits.

When powering down, the sequencer disables all LDOs, but the LDOs can be configured to remain on by setting bit LDOxx\_CONF. In this case the output voltage B is always selected (value programmed in register VLDOxx\_B). The related bit VLDOxx\_SEL is set by the sequencer accordingly.

**Table 46: LDO Power Sequence Voltage** 

LDO Output Voltage During Power-Up Sequencing						
LDOx_CONF	LDOx_AUTO	LDO	Output Voltage			
-	1	gets enabled	А			
1	0	gets enabled	А			
0		disabled	-			
LDO Output Voltage During Power-Down Sequencing						
LDOx_CONF	LDOx_AUTO	LDO	Output Voltage			
1	-	remains enabled	В			
0		gets disabled	-			

The bit DEF\_SUPPLY defines the sequencer action for time slot 0. If Bit DEF\_SUPPLY is set, all LDOs configured to time slot 0 are enabled or disabled during power-up according to Table 46. If bit DEF\_SUPPLY is not set, the LDOs configured to time slot 0 are disabled.

### Note

When control bit LDOxx\_SL\_B is asserted, the LDO enters a forced sleep mode with the lowest quiescent current, but with a reduced maximum output current. The maximum current is reduced because a smaller output driver is used (a partial pass device). Asserting LDOxx\_SL\_A results in the same forced sleep mode for an LDO when using the type A voltage register. Before wake-up from POWERDOWN mode (processing time slots from domain SYSTEM), the sequencer can configure all regulators with default voltage values from OTP: this allows any previously altered VLDOxx\_A and LDOxx\_SL\_A settings to be reset.

Entering RESET mode automatically disables all regulators except LDO1. LDO1 stays enabled when entering RESET mode and can be used as an always-on supply (staying on even when V<sub>SYS</sub> drops below VDD FAULT). However, LDO1 is disabled during NO-POWER, RTC and DELIVERY modes.



### 5.9.4 Dynamic Voltage Control

LDO1 to 4 include DVC:

- The output voltage can be programmed in 20 mV steps.
- If the feedback signal GP\_FB1 is configured to be READY (by asserting PM\_FB1\_PIN), this port
  is asserted while slewing and asserts E\_DVC\_RDY after all voltage and buck regulators have
  completed slewing.

DVC voltage transitions are handled by the following registers:

- Output voltage setting registers VLDO1\_A/VLDO1\_B to VLDO4\_A/VLDO4\_B.
   When writing into a selected voltage control register the output voltage is immediately ramped to the new value. When writing into the non-selected voltage register the ramping is delayed until this register is selected by toggling VLDOxx SEL.
- The voltage selection registers VLDOx\_SEL activate a pre-configured transition to the alternate output voltage. These controls have been grouped together in registers DVC\_1 and DVC\_2 to better enable synchronized ramping of supply voltages.
- The DVC slew rate for all DVC-enabled regulators can be configured as 10 mV per (0.5, 1.0, 2.0, or 4.0) µs via control SLEW\_RATE. Under light load conditions (< 10 mA), the slew rate is less than the programmed value when the output is close to the start and end of the slope This is especially the case for the fastest slew rate settings. The negative slew rate is load dependent and might be lower than the one mentioned above.

## 5.9.5 Voltage Tracking Mode LDO1

LDO1 is able to follow the output voltage of buck converters BUCKCORE1, BUCKCORE2, or BUCKPRO. The specific buck converter is selected and enabled with the bits LDO1\_TRACK. The initial voltage delta between LDO1 and the DC-DC converter is captured and any voltage transition of the buck converter is mirrored to LDO1. Re-programming the LDO1 voltage register has no effect. Although LDO1 shares the ramping speed with the buck converter, the real LDO1 output voltage is also influenced by the load current. When the tracking mode is terminated via bit LDO1\_TRACK or the selected buck converter enters shutdown, LDO1 returns to its default output voltage (that is, to the value set in register VLDO1\_B or VLDO1\_A).

When the buck converter ramping exceeds the maximum or minimum voltage capability of LDO1, further steps below 0.6 V or above 1.86 V result in the temporary saturation of the LDO1 output voltage. The tracked buck converter should not ramp to below 0.6 V while LDO1 tracking is enabled.

The minimum delta voltage between the output of LDO1 and BUCKCORE is achieved by connecting the output of LDO1 to port CORE\_SWS\_GPIO4 and enabling the internal rail switch for the output of BUCKCORE1 (or dual-phase BUCKCORE) through the assertion of control CORE\_SW\_INT. In this case, the settings of the CORE\_SW rail controller are used to configure the internal switch with the result that this channel of the rail switch controller can no longer drive external switches (GPIO3 may be used as a standard GPIO). The configured LDO1 output voltage should be equal to or slightly lower than VBUCK when closing the switch. DVC transitions on BUCKCORE1 (or BUCKCORE) during this mode require LDO1 TRACK to be programmed to 10.

### 5.9.6 Pull-Down Resistor

All LDOs have a pull-down resistor at the output when they are disabled. The pull-down resistor can be disabled with bit LDOxx\_PD\_DIS, and is required when LDOs are used in parallel with another supply. Otherwise the output is pulled to GND.

If an over-voltage occurs (LDO1 to 4:  $V_{\text{OUT}} > 109$  % of nominal  $V_{\text{OUT}}$ , LDO5 to 11:  $V_{\text{OUT}} > 106$  % of nominal  $V_{\text{OUT}}$ ), the voltage regulators enable an internal load to discharge the output back to its configured voltage. This can be disabled via LDOxx\_PD\_DIS.



## 5.9.7 Bypass Mode and Current Limit

All LDOs feature a current limiting function. For LDOs with a bypass mode (LDO3, 4, 7, 8, and 11), an over-current is indicated with an interrupt. When at least one of these LDOs reaches the current limit for more than 10 ms, an interrupt is raised to the host (during POWERDOWN mode a wake-up sequence is initiated) and the event bit E\_LDO\_LIM is set. The interrupt IRQ can be suppressed via the mask bit M\_LDO\_LIM.

If the current limit condition persists for more than 200 ms (indicating a probable short circuit condition), the related LDO is disabled and its LDOx\_EN bit is de-asserted. The LDO remains disabled until a new enable occurs (via hardware or software activation). The automatic shutdown of the LDO can be disabled via bit LDO\_SD. The host processor can distinguish if the IRQ is related to a temporary over-current or to a permanent shutdown by polling the related bit LDOx\_ILIM or checking LDO3\_EN, LDO4\_EN, LDO7\_EN, LDO8\_EN, and LDO11\_EN.

If the current limit is hit for more than 10 ms but less than 200 ms, the IRQ is generated but the related LDO is not disabled. If the current limit is hit for more than 200 ms and the involved LDO is shut down, the LDO<x>\_EN bit is de-asserted. If the over-current spike has stopped before the host is able to read the xx\_LIM bits, the LDO that has been in current limit cannot be evaluated.

Changing from LDO to bypass mode and back triggers a change of the output voltage with some over/undershoot during the transition phase.

The LDO accuracy specification is not applicable if the LDO has been configured for bypass mode.

For LDOs operated in bypass mode it is recommended to configure the voltage in the VLDO<x>\_A register to the expected output voltage of the LDO. When using the LDO above the normal operating range, it is recommended to set the VLDO<x>\_A to 0x40 for LDO 3 and 4 and to 0x20 for LDO 7, 8, and 11.

## 5.9.8 LDO Supply from Buck Converter

LDO1 to LDO11 can optionally be supplied from a buck output (V<sub>DD</sub> < 2.8 V). In this mode some specification parameters change:

- at V<sub>DD</sub> = 1.8 V, the dropout voltage at I<sub>max</sub> increases by 70 %
- for a supply voltage less than 1.8 V, the LDO dropout voltage is valid only for 1/3 of the standard I<sub>max</sub> and the current capability decreases with the provided supply voltage.

LDO5 and LDO11 may be supplied from a rail higher than  $V_{SYS}/CHG_WAKE$  (for example, the output of a 5 V boost) as long as  $V_{DD} < 5.5$  V.

# 5.9.9 LDO Sleep Mode for Reduced I<sub>OUT</sub>

If the required output current is < 10 % of I<sub>MAX</sub>, the quiescent power can be reduced by setting an LDO into sleep mode. In this mode, the output driver current capability is reduced to 10 % of I<sub>MAX</sub>. Sleep mode can be set independently for the output voltage A and B by setting bit LDOxx\_SL\_A or bit LDOxx\_SL\_B. During LDO sleep mode, the over-current limit of the LDOs with a bypass function (LDO3, 4, 7, 8, and 11) is reduced to 50 %. As a benefit of Dialog Semiconductor's Smart Mirror™ technology, sleep mode is typically not required because the quiescent current taken by the regulator is automatically minimized when operating at low current demands.



### 5.9.10 Vibration Motor Driver

LDO8 provides a third mode dedicated to drive vibration motors selected via bit LDO8\_MODE. In this mode, the voltage regulation circuitry is disabled and no external stabilization capacitor is needed. In comparison to LDO mode, the PWM control is more efficient and allows an instant on and off for the vibrator signal.




Figure 32: Vibration Motor Driver

The vibrator motor driver is a half-bridge PWM-controlled motor driver, with an automatic battery supply correction of the PWM duty cycle (Figure 32). The PWM base frequency can be selected by PWM\_CLK to be either 1.0 MHz or 2.0 MHz (resulting in a PWM repetition rate of 15.6 kHz or 31.25 kHz). The vibration motor speed is determined by the effective output voltage which is set via control VIB\_SET (6 bits giving 64 programmable speeds). Setting the output voltage to 0 turns on a braking NMOS transistor to stop the vibration motor immediately.

The motor can also be stopped and started by a level on port nVIB\_BRAKE, if enabled via bit PM FB3 PIN.

The PWM duty cycle is corrected automatically before it is enabled and after each breaking period. It is also automatically corrected every 10 s when it is running for longer periods. These corrections are done via autonomous  $V_{SYS}$  measurement via the internal GPADC (overrides control setting of AUTO\_VSYS\_EN). The duty cycle, D, is given by D = VIB\_SET /  $V_{SYS}$ .

### Note

The half-bridge driver transistors have an internal current limit of approximately 400 mA

### 5.9.11 Core Regulator LDOCORE

The LDOCORE is a 2.5 V supply dedicated for the internal logic of DA9063. It is used for running the state machine, GPIO pins with comparators, bias, reference, GPADC, OTP, and power manager registers. It is supplied from internal rail V<sub>DDREF</sub>, powered from either CHG\_WAKE or VSYS. When LDOCORE is supplied in RESET mode, its output voltage is temporarily reduced to 2.2 V. In general, LDOCORE is an always-on supply (remaining enabled during RESET mode), but for lowest dissipation power LDOCORE can also be disabled when progressing towards RTC or DELIVERY mode.



### 5.10 DC/DC Buck Converters

DA9063 includes six DC/DC buck converters with DVC.




Figure 33: DC-DC Buck Converter

The converters are high efficiency synchronous step-down regulators, operating at a high frequency (3 MHz), supplying individual output voltages with  $\pm$  3 % accuracy. The default output voltage is loaded from OTP and can be set in 10 mV steps. To limit in-rush current from V<sub>SYS</sub>, the buck converters perform a soft-start for up to 3 ms, when enabled via control SOFT\_START. During this 3 ms period, the output current of the buck is limited. The use of the SOFT\_START feature slows the start-up of the bucks. In the case where the load current exceeds the current limit during the first 3 ms, the output may fail to reach the programmed voltage until the end of the 3 ms period. The start-up sequence may have to be adjusted to take into account the SOFT\_START behavior.

The DVC controller allows the following features:

- The buck converter output voltage is programmable over the power manager bus in 10 mV steps.
- If the feedback port GP\_FB1 is configured as READY, this port is asserted while slewing and asserts E\_DVC\_RDY after all voltage and buck regulators have stopped slewing.
- Output voltages below 0.7 V are only supported in Pulse Frequency Modulation (PFM) mode.
   During a voltage reduction below 0.7 V, the slew rate control ends at 0.7 V and the buck mode is automatically changed to PFM mode.

The DVC control is handled by the following registers:

- Output voltage setting register VBxxxx\_A/VBxxxx\_B.
   When writing to the voltage control register that is in use by an enabled buck, the output immediately ramps to the new setting. When writing to the voltage control register that is not in use, the ramping is delayed until this register is selected by toggling VBxxxx SEL.
- The voltage register selection VBxxxx\_SEL.
   This activates a pre-configured transition to the alternate output voltage. These controls are grouped into registers DVC\_1 and DVC\_2 to better enable synchronized ramping of supply voltages.
- The DVC slew rate is programmable as at 10 mV per (4, 2, 1, or 0.5) µs via control SLEW\_RATE. During PFM mode, the negative slew rate is load-dependent and might be lower than the programmed rate.



The supply current during PWM (synchronous) operation is in the order of 3.5 mA (quiescent current and charge/discharge current) and drops to <1  $\mu$ A in shutdown. Switching frequency is chosen to be high enough (3 MHz) to allow the use of a small 1.0  $\mu$ H inductor.

The operating mode of the buck converter is selected via the buck control register bits B<x>\_MODE. The buck converter can be forced to operate in either PWM or PFM mode. Additionally, the buck converter has an automatic mode where it switches between PWM and PFM modes depending on the load current.

The switching converters can be enabled/disabled/configured via the power manager and HS 2-WIRE interface. Writing to Bxxxx\_EN/VBxxxx\_SEL unconditionally configures the regulator to the selected mode (enabled/disabled). Reading Bxxxx\_EN/VBxxxx\_SEL provides the actual state, which may differ from a previous write (in the case where the regulator state is changed from GPIO or power sequencer control). All bucks can be controlled with an ID from the power sequencer. If enabled in DEF\_SUPPLY, supplies can be configured to default settings when the sequencer passes slot 0.

To limit the inrush current, it is recommended to select individual regulators (including LDOs) only with xxxx\_DEF settings.

When powering up, the power sequencer clears VBxxxx\_SEL for a buck when it has an ID pointing to the time slot being processed. This forces the regulator to ramp the output voltage to the value programmed inside the related register VBxxxx\_A.

When powering down (for example, to POWERDOWN mode), sequencer-controlled supplies are usually disabled but can be configured to remain on by setting Bxxxx\_CONF. In the latter case, the sequencer sets VBxxxx\_SEL so that the regulator output voltage is ramped to the value programmed inside the related register VBxxxx\_B. Disabled bucks can switch off their pull-down resistor, see Section 5.9.5. Before wake-up from POWERDOWN mode (processing time slots from domain SYSTEM), the sequencer can configure the bucks with default voltage values from OTP and reset any changed VBxxxx\_A settings.

All buck converters provide an optional hardware enable/disable via GPIO1, 2, and 13. A regulator that has to be enabled/disabled from a GPI port selects this feature via its control Bxxxx\_GPI. A change of the output voltage from the state of a GPI is enabled via control VBxxxx\_GPI. After detecting a rising or falling edge at the GPI, the DA9063 configures the enabled regulators with the status of GPI1, GPI2, or GPI13 (the event bit E\_GPI1, E\_GPI2 or E\_GPI13 is automatically cleared). A parallel write access to the regulator control registers is delayed and later overrides the HW configuration. The sequencer does not change regulator settings enabled for GPI control. Powering down to RESET mode automatically disables all buck converters. When the output of a buck converter is combined with a parallel low power LDO, its pull-down resistor needs to be disabled via Bxxxx PD DIS. Otherwise its output is discharged to GND when being disabled.

To allow DVC transitions under load, the buck current limit should be configured at least 40% higher than the required maximum continuous output current. See Table 47 as a guide to determining this limit.

Table 47: Selection of Buck Current Limit from Coil Parameters

Min. ISAT (mA)	Frequency (MHz)	Buck Current Limit (mA)	Max. Output Current (mA)
3800	3	3400	2400
3100	3	2800	2000
2400	3	2100	1500
1700	3	1700	1200

Datasheet Revision 2.2 12-Mar-2019



To ensure correct regulation, the buck converters require the supply voltage to be 0.7 V higher than the output voltage. As this is not always possible at higher output voltage settings, the converters BUCKMEM, BUCKIO, and BUCKPERI provide a follower mode where the electrical characteristics of the DC-DC converter no longer apply, but instead the PMOS output driver is fully-on and the output voltage simply follows the dropping input voltage. There will be a voltage drop between the buck VDD supply and the output which results from the on-resistance of the buck PMOS driver and the coil, with the voltage drop magnitude being depending on load current. Bucks running in follower mode will temporarily stop switching and by that process will generate PWM mode 3 MHz sub-harmonics.

# 5.10.1 Active Discharge

When switching off a buck converter the output rail can be actively discharged. This feature is enabled by setting BUCK\_ACTV\_DISCHRG. The discharge is implemented by ramping down the output voltage using DVC.

### 5.10.2 BUCKCORE1, BUCKCORE2, and BUCKPRO

BUCKCORE1, BUCKCORE2, and BUCKPRO include a full-current (previously overdrive) mode, individually enabled via control BCORE1\_OD, BCORE2\_OD, and BPRO\_OD.

In full-current mode:

- The maximum current capability is 2500 mA
- The selected current limits are automatically doubled
- The quiescent current increases due to the increased switching losses

For full-current mode, the application requires two 47  $\mu$ F output capacitors and an appropriate inductor that can sustain higher currents without heating up or suffering from inductance degradation.

BUCKCORE1 and 2 can also be merged as a dual-phase BUCKCORE with up to 5000 mA maximum output current. If enabled in OTP via BCORE\_MERGE, the register controls of BUCKCORE2 (except BCORE2\_PD\_DIS) are automatically disabled and the output from both coils must be routed together. The feedback signal for both phases is taken from the sense node switch matrix of BUCKCORE1 (the VBUCKCORE2 pin may be left floating if the internal pull-down resistor is enabled by setting BCORE2\_PD\_DIS = 0). With BCORE1\_FB programmed in OTP to 0b000, a differential remote sensing at the point-of-load can be enabled, using VBUCKCORE2 as a GND sense port. In this mode, the BUCKCORE output capacitor voltage has to be routed to port CORE\_SWS or GP\_FB\_2 (selected via control MERGE\_SENSE). Depending on the settings of BCORE1\_OD, the dual-phase buck provides a maximum 2500 mA or 5000 mA, requiring two or four 47 µF output capacitors, respectively.

BUCKCORE2 always runs on the inverted clock (anti-phase) of BUCKCORE1. The switching node output of both phases must be connected symmetrically on the PCB (with matched routing inductances and resistances).






Figure 34: BUCKCORE1 and BUCKCORE2 in Dual-Phase Remote Sense Mode

### 5.10.3 BUCKPRO in DDR Memory Bus Termination Mode

If enabled via BPRO\_VTT\_EN, BUCKPRO offers an alternative mode to provide VTT bus termination for DDR memory. In this mode, its output voltage tracks 50 % of the VDDQ sense port voltage (Figure 35). In this mode, BUCKPRO must be set to sync mode either by the host or by OTP configuration. If enabled via BPRO\_VTTR\_EN, a second VTTR output provides the same voltage for a DDR VTTR reference rail, buffered with  $\pm$  10 mA source/sink capability (requires 0.1  $\mu$ F stabilization capacitor). With BPRO\_VTTR\_EN being asserted in combination with BPRO\_VTT\_EN released, the DA9063 provides a VTTR reference buffer with BUCKPRO running in a normal output voltage control mode. If memory termination is not required (BPRO\_VTTR\_EN = 0), port VDDQ provides the state of event E\_GPI2 and port VTTR provides the state of the 1.2 V comparator.




Figure 35: BUCKPRO Memory Bus Termination Mode



# 5.10.4 BUCKMEM and BUCKIO in Merged Mode

The converter BUCKMEM can be merged with BUCKIO via control BUCK\_MERGE to form a single DC-DC converter with a maximum output current of 3000 mA (Figure 36). The routing of the switcher output pins to the common inductor must be symmetrical. The VBUCKIO feedback pin may be left floating in merged mode if its internal pull-down resistor is enabled by setting BIO\_PD\_DIS = 0. The inductor (1.0  $\mu$ H) and the output capacitor have to be selected according to the increased output current configuration controls of BUCKIO are disabled by asserting the bit BUCK\_MERGE; the selected current limits of BUCKMEM are automatically doubled.




Figure 36: BUCKMEM Merged With BUCKIO



### 5.11 Buck Rail Switches

BUCKCORE and BUCKPERI offer a gate driver for an external NMOS that allows an output rail shutdown and re-enable independently from the state of the buck (Figure 37). If a switch is open, the associated pin is discharged to VSS by a pull-down resistor. All switch outputs require 100 nF decoupling. All switches provide a soft-start in the form of a slew-rate limit which can be programmed via control SWITCH\_SR. The input surge current is therefore linearly proportional to the capacitance connected to the output of the switch.

When the switch is closed, the buck can be configured by control Bxxx\_FB to select the switch output signal as a voltage sense node (instead of the buck output voltage) to compensate for losses in the switch. Otherwise, Bxxx\_FB should be programmed as 0b001 (setting 0b000 is invalid).

Where a buck does not require a rail switch, it can be routed to the output of another buck. In this case, the feedback control should be programmed to 0b001. The feedback of the buck using both switches may be programmed to be taken from the output of CORE\_SW (CORE\_SWS) or the output of PERI\_SW (PERI\_SWS), or even from a mix of both (averaged). When a switch is opened, its signal is automatically disconnected from the feedback path. When all switches selected for the feedback signal mix are open, the buck automatically switches the feedback back to its output.

Before any of the rail switches can be closed, a charge pump must be enabled via control CP\_EN. Depending on the setting of CP\_EN\_MODE, it may be automatically disabled when all buck rail switches are opened. During charge pump automatic mode, closing the first switch is delayed until the charge pump has stabilized its output voltage (< 700 µs).

The state of each switch is controlled via its control xxx\_SW\_EN. These bits can be modified by a register write or via GPI1, 2, or 13 if enabled by register SWITCH\_CONT. Alternatively, they can be controlled from the power sequencer by programming controls xxx\_SW\_STEP into the intended time slot (which closes the switches on power-up and opens the switches on power-down). By asserting xxx\_SW\_CONF, the sequencer can be forced to leave the switch closed when powering down.

If a buck rail switch is not required, its ports can instead be used as a GPIO (selected via GPIOxx TYPE).

Additional rail switches are available by using LDOs 3, 4, 7, 8, and 11 in bypass mode.






Figure 37: Buck Rail Switches

## 5.12 Backup Battery Charger/RTC Supply Rail Generator

The backup battery charger provides a constant charge current with a programmable top-up charging voltage for charging of Lithium-Manganese coin cell batteries and super capacitors. Charging current is programmable via BCHG\_ISET from 100 to 1000  $\mu$ A (in 100  $\mu$ A steps) and from 1 mA to 6 mA (in 1 mA steps). End-of-charge termination voltage is programmable in 100 mV/200 mV steps from 1.1 V to 3.1 V. The backup battery charger is enabled by setting BCHG\_VSET and BCHG\_ISET to a non-zero value. When enabled, the charger aims to maintain the backup battery at its target voltage. The backup battery charger can be temporarily disabled in POWERDOWN mode via control bit BBAT\_DIS and it switches off automatically during a POR.

The backup battery charger includes reverse current protection and can also be used as an ultra-low quiescent always-on supply for low voltage/power rails (may stay on during RESET mode).

The backup battery rail follower provides the internal supply voltage VDDRTC for the 32 kHz oscillator and RTC digital whenever being powered from  $V_{DDREF}$  ( $V_{DDREF} > 2.4 \text{ V}$ ) or from a backup battery ( $V_{BBAT} > 2.0 \text{ V}$ ), depending on the following conditions:

- If only the backup battery is applied (for example, in case of a deep discharged or removed main battery) the switch automatically connects the RTC block to the backup battery.
- If both the system rail V<sub>DDREF</sub> and the backup battery are present, the RTC block is powered by the higher of these two voltage sources. This implementation allows for maximum utilization of the energy left in the main battery, thus extending the life of the lower capacity backup battery. A seamless transition is achieved by the VDDRTC follower by generating a replica of the backup battery voltage from V<sub>DDREF</sub> (min. 1.45 V). To limit the oscillation while switching between V<sub>BBAT</sub> and the internal replica voltage, the backup battery switch has a built-in hysteresis of 75 mV.



# 5.13 General Purpose ADC

### 5.13.1 ADC Overview

The Analog to Digital Converter (ADC) uses a sample and hold successive approximation switched capacitor architecture. It is supplied from VDDCORE (2.5 V). Configured via control ADC\_MODE, it can be used either in high-speed mode with measurement sequences repeated every 1 ms or in economy mode with sequences repeated every 10 ms.

### 5.13.2 ADC Input MUX

The DA9063 provides an ADC with 10-bit resolution and track and hold circuitry combined with an analog input multiplexer (Figure 38). The analog input multiplexer allows conversion of up to nine different inputs. The track and hold circuit ensures stable input voltages at the input of the ADC during the conversion.

The ADC is used to measure the following inputs:

- Channel 0: VSYS\_RES measurement of the system VDD (2.5 to 5.5 V)
- Channel 1: ADCIN1\_RES high impedance input (0 to 2.5 V)
- Channel 2: ADCIN2\_RES high impedance input (0 to 2.5 V)
- Channel 3: ADCIN3\_RES high impedance input (0 to 2.5 V)
- Channel 4: T<sub>J</sub> measurement of internal temperature sensor
- Channel 5: V<sub>BBAT</sub> measurement of the backup battery voltage (0 to 5.0 V)
- Channel 8: MON\_A8\_RES group 1 internal regulators voltage (0 to 5.0 V)
- Channel 9: MON A9 RES group 2 internal regulators voltage (0 to 5.0 V)
- Channel 10: MON\_A10\_RES group 3 internal regulators voltage (0 to 5.0 V)




Figure 38: ADC Block Diagram

The MUX selects from and isolates the nine inputs, and presents the channel to be measured to the ADC input. When selected, an input amplifier on the V<sub>SYS</sub> channel subtracts the VDDCORE reference voltage and scales the signal to the correct value for the ADC.



#### 5.13.3 Manual Conversion Mode

Manual measurements by the ADC are initiated by an ADC\_MAN bit register write. The ADC powers up, one conversion is done on the channel specified by ADC\_MUX and the 10-bit result is stored in the ADC\_RES\_H and ADC\_RES\_L registers. After the conversion is completed, the ADC powers down again, ADC\_MAN bit is reset and an IRQ event flag is set (E\_ADC\_RDY). The generation of this IRQ can be masked by the IRQ mask M ADC RDY.

#### 5.13.4 Automatic Measurements Scheduler

The automatic measurement scheduler allows monitoring of the system voltage V<sub>SYS</sub>, the auxiliary channels ADCIN1 to 3 and the output voltage supervision of embedded regulators. The results are automatically compared with upper and lower thresholds set by power manager registers to give an nIRQ event if a measurement is outside these levels. All measurements are handled by the scheduler system detailed below.

The scheduler performs a sequence of 10 slots continually repeated according to the configured mode. A slot requires 100  $\mu$ s. The pattern of measurements over the 10 slots depends upon the enabled automatic measurements. Additional manual measurement opportunities are available in slots where automatic measurements have been disabled by control bits in ADC\_CONT. Automatic measurements only store the eight MSBs of the ADC measurement.

Figure 39 shows (with typical configurations) how the different measurements are scheduled.

#### Example sequence of AUTO-ADC measurements Slot No 0 1 2 3 4 5 6 7 8 9 A0 Α8 M Α1 A9 M A2 A10 M ΑЗ

Each Slot allows 1 automatic or manual measurement to be made

A0 - Automatic measurement of VSYS (mux channel 0)

A1 - Automatic measurement of ADCIN1 (mux channel 1)

A2 - Automatic measurement of ADCIN2 (mux channel 2)

A3 - Automatic measurement of ADCIN3 (mux channel 3)

A8 - Automatic measurement of multiplexed regulator output voltages (mux channel 8)

A9 - Automatic measurement of multiplexed regulator output voltages (mux channel 9)

A10 - Automatic measurement of multiplexed regulator output voltages (mux channel 10)

M indicates time slots when a Manual measurement can be made

Figure 39: ADC Sequence



### 5.13.4.1 A0: V<sub>SYS</sub> Voltage nIRQ Measurement Mode

 $V_{SYS}$  is measured, stored in  $VSYS\_RES$  and compared with the  $VSYS\_MON$  threshold. If the result of the comparison is different to its previous state (being either lower or higher) for three consecutive readings, an  $E\_VDD\_MON$  event is generated. Glitches of a duration less than three consecutive measurements do not update the state; events are triggered at rising and falling edges of the state signal. This multiple reading debounces the  $V_{SYS}$  voltage before issuing an nIRQ. After the nIRQ assertion, the automatic measurement of channel  $V_{SYS}$  is paused for reading. The host must clear the associated event flag to re-enable the supervision of  $V_{SYS}$ . The event-causing value is kept in the result register.

If selected via GPIO12\_PIN, the debounced comparator state can be indicated via the GPO12 port, representing a power good signal that can be used, for example, to trigger boot activities on external ICs. If no action is taken to restore the V<sub>SYS</sub> voltage (that is, discharging of the battery continues), the host may consider switching off optional 'always-on' blocks (for example, backup battery) to save energy later on. V<sub>SYS</sub> measurements are enabled via control AUTO\_VSYS\_EN.




Figure 40: V<sub>SYS</sub> Monitor Persistence Behavior



# 5.13.4.2 A1, A2, A3: Automatic Measurement and High/Low Threshold Warning nIRQ Mode

The automatic measurement result of channel ADC\_IN1 is stored in the ADCIN1\_RES register. If a reading of A1 is less than AUTO1\_LOW or greater than AUTO1\_HIGH, then the event flag E\_GPI0 is set. If nIRQ is asserted, the automatic measurement of channel ADC\_IN1 is paused until the host has cleared the associated event flag (the event-causing value is kept in the result register). The assertion of nIRQ can be masked by IRQ mask M\_GPI0, which also disables the pausing of automatic measurements. If debouncing is selected via ADCIN1\_DEB the event is only asserted if two consecutive measurements override the same threshold. The automatic measurement is enabled by register AUTO\_AD1\_EN. In addition, it is possible to use ADCIN\_1 with a 1  $\mu$ A to 40  $\mu$ A current source that allows automatic measurement of a resistor value (programmed via ADCIN1\_CUR). The current source is enabled by AD1\_ISRC\_EN. During automatic measurements the enabled current source is dynamically switched off at the end of the conversion and switched on one slot prior to the next ADCIN\_1 measurement (to enable minimum current consumption, and allow any external capacitance voltage to settle); otherwise its status is static.

A similar functionality is available at ADC\_IN2 and ADC\_IN3. ADC\_IN2 provides notification to the processor via a fixed voltage comparator (also available when ADC is powered down) but the ADCIN2 current source is static (no dynamic switch-off at the end of automatic conversion). The input selection switch of ADC\_IN2 provides an enhanced isolation (80 dB typ.) between the externally-connected circuit and the internal ADC block (for example, allowing the DC supervision of noise sensitive audio lines).




Figure 41: A1, A2, A3 Persistence Behavior



### 5.13.4.3 A8, A9, A10: Automatic Regulator Monitor with Under- Or Over-Voltage Shutdown

DA9063 provides the capability to monitor the output voltage of internal regulators. In case of a catastrophic failure, the related regulator is disabled. This feature is enabled using control MON\_MODE. Each internal regulator is assigned to a GPADC input channel and can be individually enabled for monitoring via controls BCORE1\_MON\_EN to LDO11\_MON\_EN. For example, if ADC channel A8 is connected to an enabled regulator and it is also enabled for monitoring, the ADC automatically measures the regulator output voltage every 1 ms (10 ms in ADC economy mode). Simultaneously, two relative thresholds are calculated from the regulator nominal output voltage (supporting DVC). If the regulator is out of range, the voltage measurement is stored inside MON\_A8\_RES, the regulator ID is recorded inside the index MON\_A8\_IDX and the event flag E\_REG\_UVOV is set. To secure a stable output voltage, the monitoring is delayed after regulators are switched on and when changing their voltage level to a new target (that is, during DVC slewing, after writing into the active regulator voltage register, or when the active voltage control register is changing between Vxxx\_A and Vxxx\_B). This delay is programmable using control UVOV\_DELAY.

If debouncing is selected via MON\_DEB, an event is only created if two consecutive measurements exceed the same threshold. The feature is also available for channels A9 and A10.

ADC channel	Regulator	Enable
A8	BUCKCORE1 BUCKCORE2 BUCKPRO LDO3 LDO4 LDO11	BCORE1_MON_EN BCORE2_MON_EN BPRO_MON_EN LDO3_MON_EN LDO4_MON_EN LDO11_MON_EN
A9	BUCKIO BUCKMEM BUCKPERI LDO1 LDO2 LDO5	BIO_MON_EN BMEM_MON_EN BPERI_MON_EN LDO1_MON_EN LDO2_MON_EN LDO5_MON_EN
A10	LDO6 LDO7 LDO8 LDO9 LDO10	LDO6_MON_EN LDO7_MON_EN LDO8_MON_EN LDO9_MON_EN LDO10_MON_EN

Table 48: Assignment of Regulators for Voltage Monitoring

If more than one regulator is assigned to A8, A9, or A10, the regulator measurements are sequentially multiplexed on this channel (elongates the measurement period of 1 ms or 10 ms by each additional assigned regulator). In the case of an E\_REG\_UVOV event, the regulator monitoring continues and shuts down rails facing catastrophic failure (voltage and IDX controls contain information for determining the cause of the most recently detected under- or over-voltage). When clearing E\_REG\_UVOV via a host write, the related regulator index controls are reset. In the unlikely case in which several regulators from a sequenced ADC channel have triggered an under- or over-voltage condition before the host was able to read the related controls, all monitored supplies may be checked for their actual state (enabled or shutdown) to detect if further supplies have also been shut down in addition to the one captured by the index control.

The assertion of nIRQ can be masked by IRQ mask M\_REG\_UVOV. With a masked nIRQ from regulator supervision, the setting of MON\_RES determines whether an out-of-range detection disables the related regulator or triggers the assertion of port nRESET. In the latter case, nRESET is asserted for 1 ms and continues to be asserted until the regulator returns to being in range (regulators that are not enabled but are selected for monitoring do not trigger the assertion of nRESET). With a masked nIRQ, GP\_FB2 can be configured to flag PWR\_OK, indicating that all



monitored regulator voltages are in-range. Selecting disabled regulators for monitoring suppresses the assertion of PWR\_OK.

#### Note

Voltage monitoring function cannot be used for any LDO in bypass mode.

The regulator monitor unit provides alternative modes selected via MON MODE. In measurementonly mode, the event flag E REG UVOV is set for every automatic measurement result being available on either A8, A9, or A10 (with a maximum of one regulator per channel being enabled for measurements). When enabled, an auto-measurement on A8, A9, or A10 allows the host to get its actual output voltage from registers MON\_A8\_RES to MON\_A10\_RES. When multiple ADC channels are enabled for automatic regulator voltage measurements, the burst measurement mode may reduce the control interface traffic and number of nIRQ assertions. When the ADC time slot of A10 has finished, the event flag E REG UVOV is set (independent of A10 being enabled for automeasurements). The host can then read the measurement results stored inside MON A8 RES -MON A10 RES as a block. During measurement modes, there are no threshold comparisons or regulator shutdowns. If the nIRQ line was asserted, automatic measurements on channels A8 (A9 and A10) are paused until the host has cleared the associated event flag (the event-causing value is kept in the result registers). During measurement modes, E REG UVOV is cleared by writing the read value into register EVENT B. To sequentially measure other regulators on ADC input channels A8, A9, and A10, the host has to set the monitor enable for the next measurement slot to the required regulator before clearing the event. The assertion of nIRQ can be masked by IRQ mask M REG UVOV, which also disables the pausing of automatic measurements. For further information about voltage monitoring, please see DA9063 Voltage Monitoring [2].

#### Note

Voltage monitoring function cannot be used for any LDO in bypass mode.

## 5.13.4.4 A4 and A5: Manual Measurement T<sub>J</sub> and V<sub>BBAT</sub>

The 10-bit result of manual measurements is stored in the registers ADC\_RES\_L and ADC\_RES\_H. Channel 4 (T<sub>J</sub>) is used to measure the output of the internal temperature sensor (generated from a proportional to absolute temperature (PTAT) current using a bandgap reference circuit). The ADC measurement result and the T\_OFFSET value can be used by the host to calculate the internal junction temperature, defined by the following formula:

$$T_{J}$$
 [°C] = -0.398 \* (ADC - T\_OFFSET) + 330

Channel 5 can be used to measure the voltage of the backup battery.

Manual measurements on A8 to A10 are possible, but require disabling the automatic measurements on these channels and also ensuring that only one regulator is connected to each of these ADC channels.

#### **NOTE**

The T\_OFFSET value is stored in the T\_OFFSET register at address 0x104 during manufacture.

# **5.13.5 Fixed Threshold Comparator**

A comparator with a threshold of 1.2 V is connected to the input of ADC channel 2. The comparator is asserted when the input voltage exceeds or drops below 1.2 V for at least 10 ms (debouncing). After being enabled via COMP1V2\_EN, the status flag COMP1V2 indicates the actual state and a maskable interrupt request E\_COMP1V2 is generated at the falling and rising edge state transitions. The comparator may be disabled via COMP1V2\_EN when auto-measurements with high resolution are executed on ADCIN2.



#### 5.14 Real Time Clock

The RTC circuit maintains the real time clock and alarm functions. The variable RTC supply voltage, VDDRTC, is derived from V<sub>BBAT</sub>. Generally, the RTC block is powered from V<sub>DDREF</sub>, but with RTC\_EN asserted, the DA9063 enters a special low-power RTC mode under the following conditions:

- Unconditionally, when the V<sub>BBAT</sub> (the backup battery supply) is the only available voltage source in the system (no external charger or main battery). DA9063 enters RTC mode automatically since all the other supply domains are down (V<sub>DDREF</sub> < VPOR LOWER).</li>
- If the RTC\_MODE\_PD control bit is set (from OTP or host) and the power sequencer reaches slot 0 during a power transition from ACTIVE to POWERDOWN mode. The above condition disables LDOCORE and powers down all blocks (that are unrelated to the RTC circuit operation).
- Similar to the above case, the device goes in to RTC mode if RTC\_MODE\_SD control bit is set (from OTP or host) and the main PM control logic reaches RESET mode in the presence of a V<sub>SYS</sub> fault.

The following conditions (edge sensitive) that re-enable the DA9063's full control logic (terminating RTC mode):

- V<sub>DDREF</sub> rising to > 2.6 V (unconditionally)
   There is no dedicated event bit. A start-up with POR asserted but no asserted E\_WAKE, E\_nONKEY, E\_TICK, or E\_ALARM event bit indicates main battery insertion. Depending on the V<sub>SYS</sub> rise timing and final level, an E\_VDD\_WARN or E\_VDD\_MON wake-up event may be triggered which, if not masked via M\_VDD\_WARN and M\_VDD\_MON in OTP, will cause an application power-up, even when AUTO BOOT is cleared in OTP.
- External charger insertion via CHG\_WAKE in the presence of a valid V<sub>DDREF</sub> supply (V<sub>DDREF</sub> > 2.6 V)
- Assertion of nONKEY in the presence of a valid V<sub>DDREF</sub> supply (V<sub>DDREF</sub> > 2.6 V)
- Alarm/tick event when there is a valid V<sub>DDREF</sub> supply (V<sub>DDREF</sub> > 2.6 V; alarm event is otherwise stored in case this condition later becomes true)

The above assertions from nONKEY or CHG\_WAKE must remain until LDOCORE is able to leave the POR state, otherwise the DA9063 relapses back into RTC mode.

### 5.14.1 32 kHz Oscillator

The clock oscillator circuit is used to drive the RTC. It works with an external piezoelectric oscillator crystal at 32.768 kHz and is enabled via control CRYSTAL. If enabled, the DA9063 biases the crystal when leaving DELIVERY or NO-POWER mode, which starts up the oscillator. By asserting RTC\_EN, the crystal remains biased (the RTC continues to run).

#### Note

When the 32 kHz oscillator is disabled, an external oscillator signal may be applied to port XOUT (the signal is forwarded phase-inverted).

In order to achieve the desired crystal frequency, an external capacitor (10 pF to 20 pF, depending on the parasitic capacitance of the board) should be connected to ground from each of the crystal pins. The start-up time of the oscillator is typically 0.5 s to 1 s. The XTAL pins should be grounded when the crystal is not mounted and when not being driven by an external oscillator signal. The 32 kHz clock signal is available at the OUT\_32K port and the buffer can be enabled/disabled from the host via control EN\_32KOUT. The 32 kHz signal can also be made available at GP\_FB3 (enabled via control PM\_FB3\_PIN).



#### 5.14.1.1 First Power-Up Sequencing after Enable of 32 kHz Oscillator (ID EN32K\_STEP)

When the oscillator is enabled (when asserting control CRYSTAL, or when leaving DELIVERY or NO-POWER mode with CRYSTAL already asserted), OUT\_CLOCK determines whether the clock provision at OUT\_32K (GP\_FB3) is gated by a timer. This enables the clock output only when the oscillator signal has become stable. The control RTC\_CLOCK provides a similar gating function prior to the clock signal being fed into the internal RTC counter. The stabilization timer (configured via STABILIZATION\_TIME) can either be started immediately or be configured to wait until the clock's duty cycle is within the range 30-70% (selected via DELAY\_MODE). When powering up before the stabilization timer has expired, ID EN32K\_STEP forces the sequencer to wait for timer expiry, which allows a correlation of the 32 kHz signal being provided to outputs with other power up actions following the enable of the 32 kHz oscillator. When reaching ID EN32K\_STEP with OUT\_CLOCK being released, the gating of the 32 kHz signal is terminated immediately. ID EN32K\_STEP is not processed by the sequencer powering-down, nor during consecutive sequencing powering-up.

### 5.14.1.2 Other Power-Up and -Down Sequencing (ID PD\_DIS\_STEP)

If the power sequence does not contain the sequencer ID EN32K\_STEP, the control OUT\_32K\_PAUSE from ID PD\_DIS\_STEP can be used to control the dedicated clock output port OUT\_32K in relation to other sequencer actions when powering up and down. The same is true for any sequencing following the first signal provision to port OUT\_32K in case the power sequence contains ID EN32K\_STEP.

Clearing control crystal enables the provision of the 32 kHz signal from an external clock source connected to the XOUT pin, see Table 49. The provision of external clock signals is not timing controlled and the sequencer ID EN\_32K immediately progresses in this case. The crystal input pins can withstand leakage currents corresponding to connected resistances at least as low as 10 M $\Omega$ , connected between the pin and any signal level between VDDREF and GND.

Table 49: 32 kHz Oscillator Modes

Power Mode	Conditions	VDDREF	Vвват	VDDCORE	RTC_EN	CRYSTAL	RTC clock	OUT_32K
NO-POWER	No operation, supplies < ~2V	0	0	0	Х	Х	-	-
			1	0	0	Х	-	-
DELIVERY	No operation, though powered	1	х	0 Note 1	0	х	-	1
	Only RTC and Alarm operating from	1	х	0	1	0	EXT	
DTC	external clock	Х	1	Note 1	I	0		•
RTC	Only RTC and Alarm operating from		Х	0	1	1	020	
	internal crystal oscillator	Х	1	Note 1	ı	1	OSC	-



Power Mode	Conditions	Vodref	Vвват	VDDCORE	RTC_EN	CRYSTAL	RTC clock	OUT_32K
	Half-current operation, RTC and alarm off using external clock	1	х	1 Note 2	0	0		EXT
ACTIVE	Half-current operation, RTC and alarm on using external clock	1	х	1 Note 3	1	0	EXT	EXT
ACTIVE	Half-current operation, RTC and alarm off using internal crystal oscillator	1	х	1 Note 2	0	1	-	OSC Note 4
	Half-current operation, RTC and alarm on using internal crystal oscillator	1	х	1 Note 3	1	1	OSC	osc

- Note 1 Requires nOFF or nSHUTDOWN to be asserted during V<sub>DDREF</sub> rising, or a power-down transition from ACTIVE mode with RTC\_MODE\_PD or RTC\_MODE\_SD being enabled
- Note 2 Triggered from nONKEY press, assertion of CHG\_WAKE or VDDREF rising towards > 2.6 V
- Note 3 Triggered from nONKEY press, assertion of CHG\_WAKE, alarm/tick event or V<sub>DDREF</sub> rising towards > 2.6 V
- Note 4 RTC\_EN = 0 causes an initially unstable clock signal when entering half-current mode

The timekeeping error from the frequency variance of crystal oscillators (typ. ±20 ppm) can be trimmed individually during the application end test via the OTP-programmable register TRIM\_CLDR by ± 242 ppm with a resolution of 1.9 ppm (1/[32768 \* 16]). More advanced solutions can dynamically correct even the temperature related oscillator frequency drift (> 100 ppm) using a periodic temperature measurement located close to the crystal. The timekeeping correction is applied only to the RTC calendar counter. Because of potential clock jitter issues, the 32 kHz clock signal at the OUT 32K pin provides the original frequency of the crystal.

#### 5.14.2 RTC Counter and Alarm

The RTC counter counts the number of 32 kHz clock periods, providing a sec, min, hrs, day, month, and year output. Year 0 corresponds to 2000. It is able to count up to 63 years. The value of the RTC calendar is read-/write-able via the power manager communication. A read of COUNT\_S (seconds) latches the current RTC calendar count into the registers COUNT\_S through to COUNT\_Y (coherent for approx. 0.5 s), so to obtain an updated calendar value requires a read of COUNT\_S. Registers are only valid when RTC\_READ status bit is asserted (assertion may take several milliseconds from leaving POR).

There is an alarm register containing sec, min, hrs, day, month, and year. When the RTC counter register value corresponds to the value set in the alarm, an IRQ event is triggered and a wake-up is triggered if the DA9063 is in POWERDOWN mode. The trigger also sets a bit in an event register to notify that an alarm has occurred. The alarm can alternatively be asserted from a periodic 'tick' signal that, depending on control TICK\_TYPE, is either asserted every second or minute.

#### Note

After modifying TICK\_TYPE or TICK\_WAKE, a write to register ALARM\_Y is required to activate the new settings.

The power manager controls, ALARM\_ON and TICK\_ON, enable/disable the alarm and tick.

The power manager register bit MONITOR is set to 0 each time the RTC is powered up. Software should set this bit to 1 when setting the time and date which allows software to detect a subsequent loss of the clock. Values written into the RTC calendar and alarm registers must be valid for the



associated units of calendar time, for example less than 60 for second and minute registers, see register description for further details.

The RTC registers SECOND\_A to SECOND\_D define a 32-bit seconds counter (approx. 136 years) that can only be reset after powering up from NO-POWER mode. A read of SECOND\_A (seconds counter LSBs) latches the full 32-bit counter into the registers SECOND\_A to SECOND\_D (coherent for approx. 0.5 s), so that receiving an updated counter value requires a read of SECOND\_A. After MONITOR has been set, any host write to CRYSTAL and RTC\_EN is prohibited to ensure that the SECOND\_A to SECOND\_D counters are never stopped.

## 5.15 Adjustable Frequency Internal Oscillator

An internal oscillator provides a nominal 6.0 MHz clock that is divided down to 3.0 MHz for the buck converters. It is divided down to control the digital core, timers, PWM units, charge pump and ADC. The frequency of the internal oscillator is adjusted during the initial start-up sequence of the DA9063 to within 5 % of the nominal 6.0 MHz. It can be adjusted further within ±10% via register control OSC\_FRQ. The tolerance of this frequency affects most absolute timer values and PWM repetition rates (for example, LED and vibrator mode drivers) of the DA9063.

# 5.16 Reference Voltage Generation: VREF, VLNREF

The DA9063 includes a temperature-independent voltage reference circuit which is derived from an internal band-gap reference and OTP-trimmed buffer amplifier. The output voltage on VREF is trimmed to 1.2 V and the reference is decoupled by an external capacitor on the VREF pin. A lower voltage instance of VREF is provided at VLNREF (0.9 V) and used for the LDOs. These pins must not be loaded. The IREF pin provides the internally used accurate current bias and requires an external 200 k $\Omega$  precision resistor.

### 5.17 Thermal Supervision

The application must ensure that the DA9063 junction temperature does not exceed 125 °C. To protect the DA9063 from damage due to excessive power dissipation, the internal temperature is continuously monitored. Whenever the junction temperature is higher than TEMP\_WARN = 125 °C, an E\_TEMP event is asserted and an IRQ is generated for the host. If this occurs during POWERDOWN mode, a wake-up is triggered.

The host may then check the exact junction temperature by a manual measurement on GPADC channel 4. An 8-bit OTP register (T\_OFFSET) can be used to store its offset at a known temperature (for example 50 °C) to improve the absolute accuracy, which should then be  $\pm 7$  °C of the measured silicon die junction temperature. This T\_OFFSET can be used by the host to calculate the absolute die temperature.

The absolute die junction temperature can be calculated by the host using the result from the ADC channel 4 measurement result and the T\_OFFSET trim values.

When the junction temperature exceeds 125 °C, it is recommended to shut down optional functions of the application allowing the DA9063 to cool. When the junction temperature increases further, exceeding TEMP\_CRIT = 140 °C, the fault flag TEMP\_CRIT is asserted in the FAULT\_LOG register and the DA9063 immediately shuts down to RESET mode. The fault condition remains as long as the junction temperature is higher than TEMP\_WARN. The TEMP\_CRIT flag can be evaluated by the application after the next power up. Whenever the junction temperature exceeds TEMP\_POR = 150 °C, a POR to the digital core is immediately asserted and this stops all functions of the DA9063 except for the RTC. This is necessary to prevent the possibility of permanent device damage.



# 5.18 Main System Rail Voltage Supervision

Two comparators supervise the system supply  $V_{SYS}$ . One is monitoring the under-voltage level ( $V_{DD\_FAULT\_LOWER}$ ) and the other is indicating a good system supply ( $V_{DD\_FAULT\_UPPER}$ ). The  $V_{DD\_FAULT\_LOWER}$  threshold is OTP configurable and can be set via the  $V_{DD\_FAULT\_ADJ}$  register from 2.5 V to 3.25 V in 50 mV steps. The  $V_{DD\_FAULT\_UPPER}$  threshold is also OTP configurable and can be set via the  $V_{DD\_HYST\_ADJ}$  register from 100 mV to 450 mV higher than the  $V_{DD\_FAULT\_LOWER}$  threshold.  $V_{SYS}$  dropping below the  $V_{DD\_FAULT\_UPPER}$  threshold asserts the event  $E_V_{DD\_WARN}$ . If the event is not masked, this issues an interrupt, which can be used by the host processor as an indication to decrease its activity.

If Vsys drops below Vdd\_FAULT\_LOWER for more than 100 ms, the supply error flag VDD\_FAULT (in register FAULT\_LOG) is asserted and a shutdown sequence to RESET mode is triggered, see Section 5.2.3. The nRESET output is asserted at the beginning of the shutdown sequence. The status can also be reported using a dedicated nVDD\_FAULT signal, see Section 5.1.11.

# **System PMIC for Mobile and Automotive Applications**

# 6 Register Map

This section provides an overview of the registers. A description of each register is provided in Appendix A.

			-		<u> </u>		
Hex	Register	7	6	5	4	3	2
					PAGE 0		
00	PAGE_CON	Revert	WRITE_MODE		Reserved		
Syster	m Control and Ev	ent Registers (S	YSMON)				
01	STATUS_A		Rese	erved		COMP1V2	DVC_BUS
02	STATUS_B	GPI7	GPI6	GPI5	GPI4	GPI3	GPI2
03	STATUS_C	GPI15	GPI14	GPI13	GPI12	GPI11	GPI10
04	STATUS_D	LDO11_LIM	LDO8_LIM	LDO7_LIM	LDO4_LIM	LDO3_LIM	
05	FAULT_LOG	WAIT_SHUT	nSHUTDOWN	KEY_RESET	TEMP_CRIT	VDD_START	VDD_FAUI
06	EVENT_A	EVENTS_D	EVENTS_C	EVENTS_B	E_SEQ_RDY	E_ADC_RDY	E_TICK
07	EVENT_B	E_VDD_WARN	E_VDD_MON	E_DVC_RDY	E_REG_UVOV	E_LDO_LIM	E_COMP_1
08	EVENT_C	E_GPI7	E_GPI6	E_GPI5	E_GPI4	E_GPI3	E_GPI2
09	EVENT_D	E_GPI15	E_GPI14	E_GPI13	E_GPI12	E_GPI11	E_GPI10
0A	IRQ_MASK_A		Reserved		M_SEQ_RDY	M_ADC_RDY	M_TICK
0B	IRQ_MASK_B	M_VDD_WARN	M_VDD_MON	M_DVC_RDY	M_REG_UVOV	M_LDO_LIM	M_COMP_1
0C	IRQ_MASK_C	M_GPI7	M_GPI6	M_GPI5	M_GPI4	M_GPI3	M_GPI2
0D	IRQ_MASK_D	M_GPI15	M_GPI14	M_GPI13	M_GPI12	M_GPI11	M_GPI10
0E	CONTROL_A	CP_EN	M_POWER1_EN	M_POWER_EN	M_SYSTEM_E N	STANDBY	POWER1_I
0F	CONTROL_B	BUCK_SLOWS TART	Rese	erved	nONKEY_LOCK	nRES_MODE	RESET_BLIN
10	CONTROL_C	DEF_SUPPLY	SLEW_RATE		OTPREAD_EN	AUTO_BOOT	
11	CONTROL_D	BLIN	K_DUR		BLINK_FRQ		
12	CONTROL_E	V_LOCK	PM_FB3_PIN	PM_FB2_PIN	PM_FB1_PIN	ECO_MODE	RTC_EN

Datasheet Revision 2.2

CFR0011-120-00 124 of 240

# **System PMIC for Mobile and Automotive Applications**

Hex	Register	7	6	5	4	3	2
13	CONTROL_F			Reserved			WAKE_UI
14	PD_DIS	PMCONT_DIS	OUT32K_PAUSE	BBAT_DIS	Reserved	HS2IF_DIS	PMIF_DIS
GPIO (	Control Registers	s (GPIO)					
15	GPIO0-1	GPIO1_WEN	GPIO1_TYPE	GPIO1	_P IN	GPIO0_WEN	GPIO0_TYI
16	GPIO2-3	GPIO3_WEN	GPIO3_TYPE	GPIO3	_P IN	GPIO2_WEN	GPIO2_TYI
17	GPIO4-5	GPIO5_WEN	GPIO5_TYPE	GP IOS	5_P IN	GPIO4_WEN	GPIO4_TYI
18	GPIO6-7	GPIO7_WEN	GPIO7_TYPE	GPIO7	_P IN	GPIO6_WEN	GPIO6_TYI
19	GPIO8-9	GPIO9_WEN	GPIO9_TYPE	GPIO9	)_PIN	GPIO8_WEN	GPIO8_TYI
1A	GPIO10-11	GPIO11_WEN	GPIO11_TYPE	GPIO1	1_P IN	GPIO10_WEN	GPIO10_TY
1B	GPIO12-13	GPIO13_WEN	GPIO13_TYPE	GPIO1:	3_P IN	GPIO12_WEN	GPIO12_TY
1C	GPIO14-15	GPIO15_WEN	GPIO15_TYPE	GPIO1	5_P IN	GPIO14_WEN	GPIO14_TY
1D	GPIO_MODE0-7	GPIO7_MODE	GPIO6_MODE	GPIO5_MODE	GPIO4_MODE	GPIO3_MODE	GPIO2_MO
1E	GPIO_MODE8- 15	GPIO15_MODE	GPIO14_MODE	GPIO13_MODE	GPIO12_MODE	GPIO11_MODE	GPIO10_MC
1F	SWITCH_CONT	CP_EN_MODE	CORE_SW_INT		SWIT	CH_SR	
Regula	ator Control Regi	sters (REG)					
20	BCORE2_CONT	Reserved	VBCOR	E2_GPI	Reserved	BCORE2_CONF	E
21	BCORE1_CONT	CORE_SW_CO NF	VBCOR	E1_GPI	CORE_SW_EN	BCORE1_CONF	E
22	BPRO_CONT	Reserved	VBPR	O_GPI	Reserved	BPRO_CONF	
23	BMEM_CONT	Reserved	VBMEN	M_GPI	Reserved	BMEM_CONF	
24	BIO_CONT	Reserved	VBIO	_GPI	Reserved	BIO_CONF	
25	BPERI_CONT	PERI_SW_CON F	BPER	I_GP I PERI_SW_EN		BPERI_CONF	F
26	LDO1_CONT	LDO1_CONF	VLDO	1_GPI	Reserved	LDO1_PD_DIS	
27	LDO2_CONT	LDO2_CONF	VLDO:	2_GPI	Reserved	LDO2_PD_DIS	

Datasheet Revision 2.2

CFR0011-120-00 125 of 240

# **System PMIC for Mobile and Automotive Applications**

Hex	Register	7	6	5	4	3	2		
28	LDO3_CONT	LDO3_CONF	VLDO:	3_GPI	Reserved	LDO3_PD_DIS			
29	LDO4_CONT	LDO4_CONF	VLDO-	4_GPI	Reserved	LDO4_PD_DIS			
2A	LDO5_CONT	LDO5_CONF	VLDO:	5_GPI	VLDO5_SEL	LDO5_PD_DIS			
2B	LDO6_CONT	LDO6_CONF	VLDO	6_GPI	VLDO6_SEL	LDO6_PD_DIS			
2C	LDO7_CONT	LDO7_CONF	VLDO <sup>-</sup>	7_GPI	VLDO7_SEL	LDO7_PD_DIS			
2D	LDO8_CONT	LDO8_CONF	VLDO	8_GPI	VLDO8_SEL	LDO8_PD_DIS			
2E	LDO9_CONT	LDO9_CONF	VLDO:	9_GPI	VLDO9_SEL	LDO9_PD_DIS			
2F	LDO10_CONT	LDO10_CONF	VLDO1	VLDO10_GPI VLDO10_SEL LDO10_PD_DIS					
30	LDO11_CONT	LDO11_CONF	VLDO1	1_GPI	VLDO11_SEL	LDO11_PD_DIS			
31	VIB	Res	erved	VIB_SET					
32	DVC_1	VLDO3_SEL	VLDO2_SEL	VLDO1_SEL	VBPERI_SEL	VBMEM_SEL	VBPRO_SI		
33	DVC_2	VLDO4_SEL			Res	served			
GP-AD	C Control Regist	ters (GPADC)							
34	ADC_MAN	Reserved	Reserved	ADC_MODE	ADC_MAN				
35	ADC_CONT	COMP1V2_EN	AD3_ISRC_EN	AD2_ISRC_EN	AD1_ISRC_EN	AUTO_AD3_EN	AUTO_AD2_		
36	VSYS_MON				VS	YS_MON			
37	ADC_RES_L	ADC_F	RES_LSB			Res	served		
38	ADC_RES_H				ADO	C_RES_H			
39	VSYS_RES				VS	YS_RES			
ЗА	ADCIN1_RES		ADCIN1_RES						
3B	ADCIN2_RES		ADCIN2_RES						
3C	ADCIN3_RES		ADCIN3_RES						
3D	MON_A8_RES				MON	I_A8_RES			
3E	MON_A9_RES				MON	I_A9_RES			

Datasheet Revision 2.2

CFR0011-120-00 126 of 240

# **System PMIC for Mobile and Automotive Applications**

	1		I	T		T		
Hex	Register	7	6	5	4	3	2	
3F	MON_A10_RES				MON	_A10_RES		
RTC C	alendar and Alar	m Registers (RT	C)					
40	COUNT_S	RTC_READ	Reserved			COU	NT_SEC	
41	COUNT_MI	Res	served			COU	NT_MIN	
42	COUNT_H		Reserved				COUNT_H	
43	COUNT_D		Reserved				COUNT_E	
44	COUNT_MO		Rese	erved			C	
45	COUNT_Y	Reserved	MONITOR			COUN	IT_YEAR	
46	ALARM_S	ALARI	M_TYPE	ALARM_SEC				
47	ALARM_MI	Res	served			ALAI	RM_MIN	
48	ALARM_H		Reserved				ALARM_H	
49	ALARM_D		Reserved				ALARM_[	
4A	ALARM_MO	Res	served	TICK_WAKE	TICK_TYPE		Al	
4B	ALARM_Y	TICK_ON	ALARM_ON			ALAR	M_YEAR	
Systen	n Control and Ev	ent Registers (S	YSMON)					
4C	SECOND_A				SEC	CONDS_A		
4D	SECOND_B			SECONDS_B				
4E	SECOND_C				SEC	CONDS_C		
4F	SECOND_D				SEC	CONDS_D		

Datasheet Revision 2.2

CFR0011-120-00 127 of 240

# **System PMIC for Mobile and Automotive Applications**

Hex	Register	7	6	5	4	3	2		
					PAGE 1				
80	PAGE_CON	Revert	WRITE_MODE		Reserved				
Seque	ncer Control Reg	isters (SEQ)							
81	SEQ		NXT_SEC	Q_START			S		
82	SEQ_TIMER		SEQ_I	DUMM					
83	ID_2_1		LDO2_STEP						
84	ID_4_3		LDO4_STEP						
85	ID_6_5		LDO6	STEP					
86	ID_8_7		LDO8	STEP					
87	ID_10_9		LDO10	_STEP					
88	ID_12_11		PD_DIS	S_STEP			I		
89	ID_14_13		BUCKCOF	RE2_STEP			BUC		
8A	ID_16_15		BUCKIO	)_STEP			Вι		
8B	ID_18_17		BUCKPE	RI_STEP			BL		
8C	ID_20_19		PERI_S\	W_STEP			CC		
8D	ID_22_21		GP_FALI	_1_STEP			GF		
8E	ID_24_23		GP_FALI	_2_STEP			GF		
8F	ID_26_25		GP_FALI	_3_STEP			GF		
90	ID_28_27		GP_FALI	_4_STEP			GF		
91	ID_30_29		GP_FALI		GF				
92	ID_32_31		EN32K_STEP						
93	RESERVED		Reserved						
94	RESERVED		Reserved						
95	SEQ_A		POWE	R_END					

Datasheet Revision 2.2

CFR0011-120-00 128 of 240

# **System PMIC for Mobile and Automotive Applications**

Hex	Register	7	6	5	4	3	2	
96	SEQ_B		PART_	DOWN				
97	WAIT	WAI	T_DIR	TIME_OUT	WAIT_MODE			
98	EN_32K	OUT_32K_EN	RTC_CLOCK	OUT_CLOCK	DELAY_MODE	CRYSTAL		
99	RESET	RESET	_EVENT			RESE	Γ_TIMER	
Regula	ator Setting Regis	sters (REG)						
9A	BUCK_ILIM_A		BMEM	1_ILIM				
9B	BUCK_ILIM_B		BPER	PERI_ILIM				
9C	BUCK_ILIM_C		BCORE	RE2_ILIM				
9D	BCORE2_CONF	BCORE	2_MODE	BCORE2_PD_DI S	Res			
9E	BCORE1_CONF	BCORE	1_MODE	BCORE1_PD_DI S	Res			
9F	BPRO_CONF	BPRO	_MODE	BPRO_PD_DIS	BPRO_VTT_EN	BPRO_VTTR_EN		
A0	BIO_CONF	BIO_	MODE	BIO_PD_DIS	Res	erved		
A1	BMEM_CONF	BMEN	I_MODE	BMEM_PD_DIS	Res	erved		
A2	BPERI_CONF	BPER	I_MODE	BPERI_PD_DIS	Res	erved		
А3	VBCORE2_A	BCORE2_SL_A				VBCORE2_A		
A4	VBCORE1_A	BCORE1_SL_A				VBCORE1_A		
A5	VBPRO_A	BCPRO_SL_A				VBPRO_A		
A6	VBMEM_A	BMEM_SL_A				VBMEM_A		
A7	VBIO_A	BIO_SL_A				VBIO_A		
A8	VBPERI_A	BPERI_SL_A	VBPERI_A					
A9	VLDO1_A	LDO1_SL_A	Reserved VLDO1_A					
AA	VLDO2_A	LDO2_SL_A	Reserved	Reserved VLDO2_A				
AB	VLDO3_A	LDO3_SL_A				VLDO3_A		

Datasheet Revision 2.2

CFR0011-120-00 129 of 240

# **System PMIC for Mobile and Automotive Applications**

Hex	Register	7	6	5	4	3	2		
AC	VLDO4_A	LDO4_SL_A				VLDO4_A			
AD	VLDO5_A	LDO5_SL_A	Reserved			VLI	OO5_A		
AE	VLDO6_A	LDO6_SL_A	Reserved			VLI	DO6_A		
AF	VLDO7_A	LDO7_SL_A	Reserved			VLI	DO7_A		
В0	VLDO8_A	LDO8_SL_A	Reserved			VLI	DO8_A		
B1	VLDO9_A	LDO9_SL_A	Reserved		VLDO9_A				
B2	VLDO10_A	LDO10_SL_A	Reserved			VLC	O10_A		
В3	VLDO11_A	LDO11_SL_A	Reserved			VLC	O11_A		
B4	VBCORE2_B	BCORE2_SL_B				VBCORE2_B			
B5	VBCORE1_B	BCORE1_SL_B				VBCORE1_B			
В6	VBPRO_B	BCPRO_SL_B				VBPRO_B			
B7	VBMEM_B	BMEM_SL_B				VBMEM_B			
B8	VBIO_B	BIO_SL_B				VBIO_B			
В9	VBPERI_B	BPERI_SL_B				VBPERI_B			
ВА	VLDO1_B	LDO1_SL_B	Reserved			VLI	DO1_B		
ВВ	VLDO2_B	LDO2_SL_B	Reserved			VLI	DO2_B		
ВС	VLDO3_B	LDO3_SL_B				VLDO3_B			
BD	VLDO4_B	LDO4_SL_B				VLDO4_B			
BE	VLDO5_B	LDO5_SL_B	Reserved			VLI	OO5_B		
BF	VLDO6_B	LDO6_SL_B	Reserved			VLI	DO6_B		
C0	VLDO7_B	LDO7_SL_B	Reserved			VLI	DO7_B		
C1	VLDO8_B	LDO8_SL_B	Reserved	VLDO8_B					
C2	VLDO9_B	LDO9_SL_B	Reserved		VLDO9_B				
C3	VLDO10_B	LDO10_SL_B	Reserved			VLD	O10_B		

Datasheet Revision 2.2

CFR0011-120-00 130 of 240

# **System PMIC for Mobile and Automotive Applications**

Hex	Register	7	6	5	4	3	2		
C4	VLDO11_B	LDO11_SL_B	Reserved			VLD	O11_B		
Backu	p Battery Charge	r Control Registe	er (BBAT)						
C5	BBAT_CONT		BCHG	_ISET					
				G	PIO PWM (LED)				
C6	GPO11_LED	GPO11_DIM				GPO11_PWM			
C7	GPO14_LED	GPO14_DIM		GPO14_PWM					
C8	GPO15_LED	GPO15_DIM	GPO15_PWM						
GP-AD	C Threshold Reg	gisters (GPADC)							
C9	ADC_CONT	ADCIN3_DEB	ADCIN2_DEB	ADCIN1_DEB	ADCIN3_CUR	ADCIN	2_CUR		
CA	AUTO1_HIGH				AUT	O1_HIGH			
СВ	AUTO1_LOW				AUT	O1_LOW			
CC	AUTO2_HIGH				AUT	O2_HIGH			
CD	AUTO2_LOW		AUTO2_LOW						
CE	AUTO3_HIGH		AUTO3_HIGH						
CF	AUTO3_LOW		<u> </u>		AUT	O3_LOW			

Datasheet Revision 2.2

CFR0011-120-00 131 of 240

# **System PMIC for Mobile and Automotive Applications**

Hex	Register	7	6	5	4	3	2	
					PAGE 2			
100	PAGE_CON	REVERT	WRITE_MODE	Reserved			REG_PAG	
ОТР								
101	OTP_CONT	GP_WRITE_DI S	OTP_CONF_LOC K	OTP_APPS_LOC K	OTP_GP_LOCK	PC_DONE	OTP_APPS_	
102	OTP_ADDR				OTI	P_ADDR		
103	OTP_DATA				ОТ	P_DATA		
Custor	ner Trim and Co	nfiguration Regis	sters					
104	T_OFFSET		T_OFFSET					
105	INTERFACE		IF_BASE	E_ADDR		R/W_POL	СРНА	
106	CONFIG_A	IF_TYPE	PM_IF_HSM	PM_IF_FMP	PM_IF_V	IRQ_TYPE	PM_O_TYF	
107	CONFIG_B	CHG_CLK_MO DE		VDD_HYST_ADJ		VE		
108	CONFIG_C	BPERI_CLK_IN V	BIO_CLK_INV	BMEM_CLK_INV	BPRO_CLK_IN V	BCORE1_CLK_IN V	BUCK_ACT\ SCHG	
109	CONFIG_D	GP_FB3_TYPE	GP_FB2_TYPE	FORCE_RESET	HS_IF_HSM	HS_IF_FMP	SYSTEM_EN	
10A	CONFIG_E	PERI_SW_AUT O	CORE_SW_AUT O	BPERI_AUTO	BIO_AUTO	BMEM_AUTO	BPRO_AU	
10B	CONFIG_F	LDO11_BYP	LDO8_BYP	LDO7_BYP	LDO4_BYP	LDO3_BYP	LDO11_AU	
10C	CONFIG_G	LDO8_AUTO	LDO7_AUTO	LDO6_AUTO	LDO5_AUTO	LDO4_AUTO	LDO3_AU1	
10D	CONFIG_H	BUCK_MERGE	BCORE1_OD	BCORE2_OD	BPRO_OD	BCORE_MERGE	MERGE_SEI	
10E	CONFIG_I	LDO_SD	INT_SD_MODE	HOST_SD_MOD E	KEY_SD_MOD E	GPI14_15_SD	nONKEY_S	
10F	CONFIG_J	IF_RESET	TWOWIRE_TO	RESET_D	URATION	SHUT_	DELAY	
110	CONFIG_K	GPI7_PUPD	GPI6_PUPD	GPI5_PUPD	GPI4_PUPD	GPI3_PUPD	GPIO2_PUI	
111	CONFIG_L	GPIO15_PUPD	GPIO14_PUPD	GPIO13_PUPD	GPIO12_PUPD	GPIO11_PUPD	GPIO10_PU	

Datasheet Revision 2.2

CFR0011-120-00 132 of 240

# **System PMIC for Mobile and Automotive Applications**

Hex	Register	7	6	5	4	3	2	
112	CONFIG_M	OSC	OSC_FREQ Reserv					
113	CONFIG_N				Re	eserved		
114	MON_REG_1	UVOV	_DELAY	MON_N	MODE	MON_DEB	MON_RE	
115	MON_REG_2	LDO8_MON_E N	LDO7_MON_EN	LDO6_MON_EN	LDO5_MON_E N	LDO4_MON_EN	LDO3_MON_	
116	MON_REG_3			Reserved			LDO11_MON	
117	MON_REG_4	Res	served	BPERI_MON_EN	BMEM_MON_E N	BIO_MON_EN	BPRO_MON	
118	RESERVED				Re	eserved		
119	RESERVED				Re	eserved		
11A	RESERVED		Reserved					
11B	RESERVED		Reserved					
11C	RESERVED				Re	eserved		
11D	RESERVED				Re	eserved		
11E	MON_REG_5	Reserved		MONA9_IDX		Reserved		
11F	MON_REG_6			Reserved				
120	TRIM_CLDR				TRI	M_CLDR		
Genera	al Purpose Regis	ters (GP)						
121	GP_ID_0					GP_0		
122	GP_ID_1		GP_1					
123	GP_ID_2	GP_2						
124	GP_ID_3	GP_3						
125	GP_ID_4	GP_4						
126	GP_ID_5				(	GP_5		
127	GP_ID_6					GP_6		

Datasheet Revision 2.2

CFR0011-120-00 133 of 240

# **System PMIC for Mobile and Automotive Applications**

Hex	Register	7	6	5	4	3	2			
128	GP_ID_7		GP_7							
129	GP_ID_8				1	GP_8				
12A	GP_ID_9				ı	GP_9				
12B	GP_ID_10				C	SP_10				
12C	GP_ID_11				(	SP_11				
12D	GP_ID_12				(	SP_12				
12E	GP_ID_13				(	SP_13				
12F	GP_ID_14				(	GP_14				
130	GP_ID_15				(	SP_15				
131	GP_ID_16					SP_16				
132	GP_ID_17				(	SP_17				
133	GP_ID_18				(	SP_18				
134	GP_ID_19					SP_19				
Interna	al Debug Registe	rs								
135	RESERVED				Re	eserved				
136	RESERVED				Re	eserved				
137	RESERVED				Re	eserved				
138	RESERVED				Re	eserved				
139	RESERVED				Re	eserved				
13A	RESERVED		Reserved							
13B	RESERVED		Reserved							
13C	RESERVED		Reserved							
13D	RESERVED		Reserved							
13E	RESERVED				Re	eserved				

Datasheet Revision 2.2

CFR0011-120-00 134 of 240

# **System PMIC for Mobile and Automotive Applications**

Hex	Register	7	6	5	4	3	2			
13F	MISC_SUPP		Reserved							
	PAGE 3									
180	PAGE_CON	REVERT	WRITE_MODE Reserved							
Chip Id	Chip Identification Registers									
181	DEVICE_ID				DE	VICE_ID				
182	VARIANT_ID		MF	RC						
183	CUSTOMER_ID	CUST_ID								
184	CONFIG_ID		CONFIG_REV							
1A8	PMIC_STATUS	PC_DONE	Reserved Sta							

Most register bits are reset to defaults (zero in most cases) when powering up from RESET mode. An exception is for loaded from OTP. Register fields shown in BOLD are loaded from OTP.

Datasheet Revision 2.2

CFR0011-120-00 135 of 240

SEMICONDUCTOR =

# **System PMIC for Mobile and Automotive Applications**

# 7 Application Information

The following recommended components are examples selected from requirements of a typical application. The electrical characteristics (for example, supported voltage/current range) have to be cross-checked and component types may need to be adapted from the individual needs of the target circuitry.

# 7.1 Capacitor Selection

Ceramic capacitors are used as bypass capacitors at all VDD and output rails. When selecting a capacitor, especially for types with high capacitance at smallest physical dimension, the DC bias characteristic has to be taken into account. On the VSYS main supply rail a minimum distributed capacitance of 40  $\mu$ F (actual capacitance after voltage and temperature derating) is required. For example, a typical design might use:

- 22 μF within 1.5 mm of each BUCKCORE1, BUCKCORE2 and BUCKPRO supply pin.
- 10 μF within 1.5 mm of each BUCKPERI, BUCKIO and BUCKMEM supply pin or 1 x 22 μF if all are attached to a PCB power/split plane.
- 2 x 1 μF shared by all VDD\_LDOx pins if they are all close together, for example, all attached to a power/split plane.
- 1 µF close to the VSYS pin.
- Buck output capacitors should be close to the buck inductors.

The amount of decoupling required will be dependent on the specific application.

**Table 50: Recommended Capacitor Types** 

Application	Value	Tol. (%)	Size	Height (mm)	Temp. Char.	Rated Voltage (V)	Type (Murata/Samsung)
VLDO1, VLDO5	1.0 µF	± 10	0402	0.5	X5R ±15 %	10	GRM155R61A105KE15
VDDCORE, VLDO2, VLDO3, VLDO4, VLDO6, VLDO7, VLDO8. VLDO9, VLDO10, VLDO11	2.2 µF	± 20	0402	0.5	X5R ±15 %	±15 % 6.3 GRM155R60J22	
VDLICKDED	22 µF	± 20	0805	0.85	X5R ±15 %	6.3	GRM219R60J226M***
VBUCKPER, VBUCKIO,		± 20	0402	0.5	X5R ±15 %	4.0	CL05A226MR5NZNC
VBUCKMEM, VSYS	47 μF	± 20	0805	0.85	X5R ±15 %	4.0	GRM219R60G476M***
1010		± 20	0603	0.8	X5R ±15 %	4.0	CL10A476MR8NZN
VBUCKCORE1	22 µF	± 20	0603	0.8	X5R ±15 %	6.3	GRM188R60J226MEA0 Note 1
and 2,		± 20	0402	0.5	X5R ±15 %	4.0	CL05A226MR5NZNC
VBUCKPRO (using full- current mode)		± 20	0805	0.85	X5R ±15 %	4.0	GRM219R60G476M***
	47 µF	± 20	0805	1.25	X5R ±15 %	4.0	GRM21BR60G476ME15
		± 20	0603	0.8	X5R ±15 %	4.0	CL10A476MR8NZN
VSYS	10 μF	± 20	0603	0.8	X5R ±15 %	6.3	GRM188R60J106ME84
VOIO	1.0 µF	± 10	0402	0.5	X5R ±15 %	10	GRM155R61A105KE15



Application	Value	Tol. (%)	Size	Height (mm)	Temp. Char.	Rated Voltage (V)	Type (Murata/Samsung)
VBBAT	470 nF	± 10	0402	0.5	X5R ±15 %	10	GRM155R61A474KE15
VDEE VINDEE	0.22 μF	± 10	0402	0.5	X5R ±15 %	16	EMK105BJ224KV-F
VREF, VLNREF	0.22 μF	± 10	0402	0.5	X7R ±15 %	16	GCM155R71C224KE02D
VDDCORE	2.2 µF	± 20	0402	0.5	X5R ±15 %	6.3	GRM155R60J225ME95
XIN, XOUT	12 pF	± 5	0402	0.5	U2J	50	GRM1557U1H120JZ01
V_CP	47 nF	± 10	0402	0.5	X7R ±15 %	10	GRM155R71A473KA01

**Note 1** For output voltages > 1.4 V Murata GRM219R60J226M\*\*\* is recommended.

### 7.2 Backup Device

The backup battery charger supports Lithium coin cells as well as Supercaps/Goldcaps. The RTC will require approximately 1.5  $\mu$ A between 3.1 V and 2 V for each hour that the RTC should stay alive with the main supply removed. The choice of backup device is dependent on application requirements.

**Table 51: Example Backup Devices** 

Туре	Size (mm)	Manufacturer
Lithium Battery (rechargeable) MS412FE-FL26E, 2.3 mAh, 3.0 V	4.8 (dia.) x 1.2	Seiko Instruments
Starcap SC SM 2R8, 0.1 F, 2.8 V	4.8 (dia.) x 1.4	Korchip
Lithium Battery (rechargeable) ML614, 3.4 mAh, 3.0 V	6.8 (dia.) x 1.4	Panasonic

### 7.3 Inductor Selection

Inductors should be selected based upon the following parameters:

- Rated maximum current: Usually a coil provides two current limits: ISAT of an Inductor specifies
  the current required to cause a reduction in the Inductance by a specified amount, typically 30 %,
  IRMS of an Inductor specifies the current required to affect a temperature rise of a maximum
  specified amount.
- DC resistance: Critical to converter efficiency at high current and should therefore be minimized.
- ESR at the buck switching frequency: Critical to converter efficiency in PFM mode and should therefore be minimized.
- Inductance: Given by converter electrical characteristics; 1.0 μH for all DA9063 switched-mode step-down converters.

**Table 52: Recommended Inductor Types** 

Application	Value (µH)	Tol. (%)	ISAT (A)	IRMS (A)	DCR (Typ.) (mΩ)	Size (mm)	Туре
BUCKPERI,		±30	2.7	2.3	55	2.0x1.6x1.0	Toko 1285AS-H-1R0N
BUCKMEM, BUCKIO, BUCKCORE1, BUCKCORE2	1.0	±20	2.65	2.45	60	2.0x1.6x1.0	Tayo Yuden MAKK2016T1R0M (Reference)
		±20	3.9	3.1	50	2.0x1.6x1.0	TDK TFM201610ALM-1R0MTAA

Application	Value (µH)	Tol. (%)	ISAT (A)	IRMS (A)	DCR (Typ.) (mΩ)	Size (mm)	Туре						
		±30	3.4	3.0	60	2.5x2.0x1.0	Toko 1269AS-H-1R0N						
		±20	3.6	3.1	45	2.5x2.0x1.2	Tayo Yuden MAMK2520T1R0M						
DUCKBBO	1.0	±20	3.8	3.5	45	2.5x2.0x1.2	Toko 1239AS-H-1R0N (Reference)						
BUCKPRO, BUCKCORE1 and 2 using full-							±30	3.9	3.1	48	3.2x2.5x1.0	Toko 1276AS-H-1R0N	
current mode or merged BUCKMEM/		±20	4.5	3.6	38	2.5x2.0x1.0	TDK TFM252010ALM-1R0MTAA						
BUCKIO		-						±20	4.2	3.7	35	2.5x2.0x1.2	TDK TFM252012ALMA- 1R0MTAA (AECQ200)
									±20	3.35	2.5	52	3.0x3.0x1.2
					±20	5.4	11.0	11	4.0x4.0x2.1	Coilcraft XFL4020-102ME (Ref.high current)			
BUCKPRO,	0.24	±30	1.65	2.3	49	1.6×0.8×1.0	Taiyo Yuden MBKK1608TR24N						
(VTT mode)	0.25	±20	9.7	11.45	7.64	4.0×4.0×1.2	Coilcraft XFL4012-251ME						

#### 7.4 Resistors

**Table 53: Recommended Resistor Types** 

Application	Value	Size	Tolerance	P <sub>MAX</sub>	Туре
IREF bias current reference	200 kΩ	0402	±1%	100 mW	Panasonic ERJ2RKF2003x

### 7.5 External Pass Transistors

**Table 54: Recommended External Pass Transistor Types** 

Application	Package	Туре
BUCK Rail Switches	WLCSP 1.6 mm x1.6 mm x 0.55 mm	Fairchild FDME410NZT

# 7.6 Crystal

The Real Time Clock module requires an external 32.768 kHz crystal. For correct component selection, the effective load capacitance must to be taken into account: this includes both external capacitors on pins XIN and XOUT in series combination, plus the PCB and DA9063 stray capacitances. For example, if two 12 pF external capacitors are used, giving a series combination of 6 pF, and the stray capacitances are 3 pF, then a crystal type that specifies a load capacitance of 9 pF should be chosen. Different stray capacitances may require different external capacitors and/or a different crystal type. Furthermore, the series resistance of the crystal must not exceed 100 k $\Omega$ .



# **Table 55: Example Crystal Type**

Туре	Size	Manufacturer
CC7V-T1A 32.768 kHz 9.0 pF ±30 ppm	3.2x1.5x0.9 mm	Micro Crystal

SEMICONDUCTOR SE

# **System PMIC for Mobile and Automotive Applications**

# 7.7 Layout Guidelines

#### 7.7.1 General Recommendations

- Appropriate trace width and quantity of vias should be used for all power supply paths.
  - Too high trace resistances can prevent the system from achieving the best performance, for example, the efficiency and the current ratings of switch-mode converters and charger might be degraded. Furthermore, the PCB may be exposed to thermal hot spots, which can lead to critical overheating due to the positive temperature coefficient of copper.
    - Special care must be taken with the DA9063 pad connections. The traces of the outer row should be connected with the same width as the pads and should become wider as soon as possible. For supply pins in the second row, connection to an inner board layer is recommended (depending on the maximum current two or more vias might be required).
- A common ground plane should be used, which allows proper electrical and thermal performance. Noise sensitive references such as the VREF/VLNREF capacitors and IREF resistor should be referred to a silent ground which is connected at a star point underneath or close to the DA9063 main ground connection.
- Generally, all power tracks with discontinuous/high currents should be kept as short as possible.
- Noise sensitive analog signals such as feedback lines or crystal connections should be kept away from traces carrying pulsed analog or digital signals. This can be achieved by separation (distance) or shielding with quiet signals or ground traces.

### 7.7.2 LDOs and Switched Mode Supplies

- The placement of the distributed capacitors on the V<sub>SYS</sub> rail must ensure that all VDD inputs –
  and especially to the VSYS pin, the buck converters and LDOs are connected to a bypass
  capacitor close to the pads. It is recommended placing at least two 1 μF capacitors close to the
  LDO supply pads and at least one 10 μF close to the buck VDD rail.
  - Using a local power plane underneath the chip for V<sub>SYS</sub> might be considered.
- Transient current loops in the area of the switched mode converters should be minimized.
- The common references (IREF resistor, VREF/VLNREF capacitors) should be placed close to the DA9063 and cross coupling to any noisy digital or analog trace must be avoided.
- Output capacitors of the LDOs can be placed close to the input pins of the supplied devices (remote from the DA9063).
- Care must be taken with trace routing to ensure that no current is carried on feedback lines of the buck output voltages V<sub>BUCK</sub>.
- The inductor placement is less critical since parasitic inductances have negligible effect.

### 7.7.3 Crystal Oscillator

- The crystal and its load capacitors should be placed as close as possible to the IC with short and symmetric traces.
- The traces must be isolated from noisy signals, especially from clocked digital ones. Ideally the lines should be buried between two ground layers, surrounded by additional ground traces.

### 7.7.4 Thermal Connection, Land Pad, and Stencil Design

- The DA9063 provides a central ground area of balls, which are soldered to the PCB's central ground pad. This PCB ground pad must be connected with as many vias and as direct as possible to the PCB's main ground plane in order to achieve good thermal performance.
- Solder mask openings for the ball landing pads must be arranged to prohibit solder balls flowing into vias.

For further PCB layout guidance, see PCB Layout Guidelines [3].

# 8 Definitions

## 8.1 Power Dissipation and Thermal Design

When designing with the DA9063, consideration must be given to power dissipation as the level of integration of the device can result in high power when all functions are operating with high battery voltages. Exceeding the package power dissipation capabilities results in the internal thermal sensor shutting down the device until it has sufficiently cooled.

The package includes a thermal management paddle to improve heat spreading into the PCB.

#### For Linear Regulators:

Linear regulators operating with a high current and high differential voltage between input and output dissipate the following power:

$$P_{diss} = (V_{in} - V_{out}) \times I_{out}$$

Example: a regulator supplying 150 mA at 2.8 V from a fully-charged lithium battery (V<sub>DD</sub> = 4.1 V):

$$P_{diss} = (4.1V - 2.8 V) \times 0.15 A = 195 mW$$

# For Switching Regulators:

$$P_{out} = P_{in} \times Efficiency$$

Therefore,

$$\begin{split} P_{diss} &= P_{in} - P_{out} \\ P_{diss} &= \frac{P_{out}}{Efficiency} - P_{out} \\ P_{diss} &= P_{out} \times \left(\frac{1}{Efficiency} - 1\right) \\ P_{diss} &= I_{out} \times V_{out} \times \left(\frac{1}{Efficiency} - 1\right) \end{split}$$

Example: an 85 % efficient buck converter supplying 1.2 V at 400 mA:

$$P_{diss} = 1.2 V \times 0.4 A \times \left(\frac{1}{0.85} - 1\right) = 85 \text{ mW}$$

As the DA9063 has multiple regulators, each supply must be separately considered and their powers summed to give the total device dissipation (current drawn from the reference and control circuitry can be considered negligible in these calculations).

SEMICONDUCTOR S

## **System PMIC for Mobile and Automotive Applications**

# 8.2 Regulator Parameter - Dropout Voltage

In the DA9063, a regulator's dropout voltage is defined as the minimum voltage differential between the input and output voltages whilst regulation still takes place. Within the regulator, voltage control takes place across a PMOS pass transistor and, when entering the dropout condition, the transistor is fully turned on and therefore cannot provide any further voltage control. When the transistor is fully turned on, the output voltage tracks the input voltage and regulation ceases. As the DA9063 is a CMOS device and uses a PMOS pass transistor, the dropout voltage is directly related to the onresistance of the device. In the device, the pass transistors are sized to provide the optimum balance between required performance and silicon area. By employing a 0.25 µm process, Dialog Semiconductor is able to achieve very small pass transistor sizes for superior performance.

$$V_{dropout} = V_{in} - V_{out} = R_{dson} \times I_{out}$$

When defining dropout voltage, it is specified in relation to a minimum acceptable change in output voltage. For example, all Dialog Semiconductor regulators have dropout voltage defined as the point at which the output voltage drops 10 mV below the output voltage at the minimum guaranteed operating voltage. The worst case conditions for dropout are high temperature (highest on-resistance for the internal pass device) and maximum current load.

# 8.3 Regulator Parameter - Power Supply Rejection

Power supply rejection (PSRR) is especially important in the supplies to the RF and audio parts of the telephone. In a TDMA system such as GSM, the 217 Hz transmit burst from the power amplifier results in significant current pulses being drawn from the battery. These can peak at up to 2 Amps before reaching a steady state of 1.4 Amps (see below). Due to the battery having a finite internal resistance (typically 0.5  $\Omega$ ), these current peaks induce ripple on the battery voltage of up to 500 mV. Since the supplies to the audio and RF are derived from this supply, it is essential that this ripple is removed otherwise it would show as a 217 Hz tone in the audio and could also affect the transmit signal. Power supply rejection should always be specified under worst case conditions – when the battery is at its minimum operating voltage and when there is minimum headroom available due to dropout.

### 8.4 Regulator Parameter - Line Regulation

Static line regulation is a measurement that indicates a change in the regulator output voltage,  $\Delta V$ reg (regulator operating with a constant load current), in response to a change in the input voltage,  $\Delta V$ in. Transient line regulation is a measurement of the peak change,  $\Delta V$ reg, in regulated voltage seen when the line input voltage changes.




Figure 42: Line Regulation

SEMICONDUCTOR C

# **System PMIC for Mobile and Automotive Applications**

# 8.5 Regulator Parameter - Load Regulation

Static load regulation is a measurement that indicates a change in the regulator output voltage,  $\Delta V$ reg, in response to a change in the regulator loading,  $\Delta l$ oad, whilst the regulator input voltage remains constant. Transient load regulation is a measurement of the peak change in regulated voltage,  $\Delta V$ reg, seen when the regulator load changes.




Figure 43: Load Regulation

Please contact Dialog Semiconductor for latest application information on the DA9063 and other power management devices.

# 9 Further Application Information

Dialog Semiconductor technical documentation is available on the support site: www.dialog-semiconductor.com/support.

- [1] AN-PM-068, Application Note, VBBAT Current in RTC or DELIVERY Modes, Dialog Semiconductor.
- [2] AN-PM-024, Application Note, DA9063 Voltage Monitoring, Dialog Semiconductor.
- [3] AN-PM-010, Application Note, PCB Layout Guidelines, Dialog Semiconductor.

# 10 Ordering Information

The ordering number consists of the part number followed by a suffix indicating the packing method. For details and availability, please consult Dialog Semiconductor's customer portal or your local sales representative.

**Table 56: Ordering Information** 

Part Number	Package	Shipment Form	Pack Quantity						
Consumer / Industrial:	0.30 mm ball diameter, 25 °C production testi	ng							
DA9063-xxHK1 Note 2	100 VFBGA, 8.0 mm x 8.0 mm x 1.0 mm, 0.8 mm pitch, Pb-free/green	Tray	260						
DA9063-xxHK2 Note 2	100 VFBGA, 8.0 mm x 8.0 mm x 1.0 mm, 0.8 mm pitch, Pb-free/green	T&R	2500						
Consumer / Industrial:	0.45 mm ball diameter, 25 °C production testi	ng							
DA9063-xxHO1	100 TFBGA, 8.0 mm x 8.0 mm x 1.2 mm, 0.8 mm pitch, Pb-free/green	Tray	260						
DA9063-xxHO2	100 TFBGA, 8.0 mm x 8.0 mm x 1.2 mm, 0.8 mm pitch, Pb-free/green	T&R	2500						
Automotive AEC-Q100	Automotive AEC-Q100 Grade 2: 0.30 mm ball diameter, 25 °C production testing Note 1								
DA9063-xxHK1-A Note 2	100 VFBGA, 8.0 mm x 8.0 mm x 1.0 mm, 0.8 mm pitch, Pb-free/green	Tray	260						
DA9063-xxHK2-A Note 2	100 VFBGA, 8.0 mm x 8.0 mm x 1.0 mm, 0.8 mm pitch, Pb-free/green	T&R	2500						
Automotive AEC-Q100	Grade 2: 0.45 mm ball diameter, 25 °C produc	tion testing Note 1							
DA9063-xxHO1-A	100 TFBGA, 8.0 mm x 8.0 mm x 1.2 mm, 0.8 mm pitch, Pb-free/green	Tray	260						
DA9063-xxHO2-A	100 TFBGA, 8.0 mm x 8.0 mm x 1.2 mm, 0.8 mm pitch, Pb-free/green	T&R	2500						
Automotive AEC-Q100	Automotive AEC-Q100 Grade 2: 0.45 mm ball diameter, high temperature production testing Note 1								
DA9063-xxHO1-AT	100 TFBGA, 8.0 mm x 8.0 mm x 1.2 mm, 0.8 mm pitch, Pb-free/green Tray		260						
DA9063-xxHO2-AT	100 TFBGA, 8.0 mm x 8.0 mm x 1.2 mm, 0.8 mm pitch, Pb-free/green	T&R	2500						

**Note 1** Operating temperature is defined in section 4. Automotive qualification temperature is defined by the Automotive Electronics Council AEC-Q100 specification.

# **10.1 Variants Ordering Information**

DA9063 supports delivery of variants indicated by xx in the part number above, where xx is replaced with the actual variant number. Please contact your local Dialog Semiconductor office or representative to discuss requirements.

**Note 2** The 0.30 mm ball diameter version is not recommended for new designs.

## **Appendix A Register Descriptions**

This appendix describes the registers summarized in Section 6.

### A.1 Register Page Control

Table 57: PAGE\_CON

Register Address	Bit	Туре	Label	Description
0x00	7	RW	REVERT	Resets REG_PAGE to 00 after read/write access has finished
	6	RW	WRITE_MODE	2-WIRE multiple write mode 0: Page Write Mode 1: Repeated Write Mode
PAGE_CON	5:3	RW	Reserved	
	2:0	RW	REG_PAGE	000: Selects Register 0x01 to 0x3F 001: Selects Register 0x81 to 0xCF 010: Selects Register 0x101 to 0x13F 011: Reserved for production and test

The PAGE\_CON register is located at address 0x00 of each register page (0x00 and 0x80). Each of the control interfaces (4-WIRE and the two 2-WIRE) provides an individual instance of the PAGE\_CON register.

#### A.2 Register Page 0

#### A.2.1 Power Manager Control and Monitoring

The STATUS register reports the current value of the various signals at the time that it is read out. All the status bits have the same polarity as their corresponding signals.

Table 58: STATUS\_A

Register Address	Bit	Туре	Label	Description
	7:4	R	Reserved	
	3	R	COMP1V2	Output state of 1.2 V comparator
0x01 STATUS_A	2	R	DVC	Asserted as long as at least one DVC supply performs voltage ramping
	1	R	WAKE	CHG_WAKE level
	0	R	nONKEY	Asserted as long nONKEY is pressed (low level)

Table 59: STATUS\_B

Register Address	Bit	Туре	Label	Description
	7	R	GPI7	GPI7 level
	6	R	GPI6	GPI6 level
000	5	R	GPI5	GPI5 level
0x02 STATUS_B	4	R	GPI4	GPI4 level
_	3	R	GPI3	GPI3 level
	2	R	GPI2	GPI2 level or ADCIN3 threshold indicator (1 when overriding high limit)

Register Address	Bit	Туре	Label	Description
	1	R	GPI1	GPI1 level or ADCIN2 threshold indicator (1 when overriding high limit)
	0	R	GPI0	GPI0 level or ADCIN1 threshold indicator (1 when overriding high limit)

## Table 60: STATUS\_C

Register Address	Bit	Туре	Label	Description
	7	R	GPI15	GPI15 level
	6	R	GPI14	GPI14 level
	5	R	GPI13	GPI13/ EXT_WAKEUP/READY level
0x03	4	R	GPI12	GPI12/nVDD_FAULT/VDD_MON level
STATUS_C	3	R	GPI11	GPI11 level
	2	R	GPI10	GPI10/PWR1_EN level
	1	R	GPI9	GPI9/PWR_EN level
	0	R	GPI8	GPI8/SYS_EN level

## Table 61: STATUS\_D

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO11_LIM	Asserted as long LDO11 hits its over-current limit
	6	R/W	LDO8_LIM	Asserted as long LDO8 hits its over-current limit
STATUS_D	5	R/W	LDO7_LIM	Asserted as long LDO7 hits its over-current limit
	4	R/W	LDO4_LIM	Asserted as long LDO4 hits its over-current limit
	3	R/W	LDO3_LIM	Asserted as long LDO3 hits its over-current limit
	2:0	R/W	Reserved	

## Table 62: FAULT\_LOG

Register Address	Bit	Type Note 1	Label	Description
	7	R	WAIT_SHUT	Power down by time out of ID WAIT
	6	R	nSHUT_DOWN	Power down by assertion of port nOFF, nSHUTDOWN
	5	R	KEY_RESET	Power down from a long press of nONKEY or GPIO14/15
0x05 FAULT_LOG	4	R	TEMP_CRIT	Junction over-temperature detected
	3	R	VDD_START	Power down by V <sub>SYS</sub> under-voltage detect before or within 16 seconds after entering ACTIVE mode
	2	R	VDD_FAULT	Power down by V <sub>SYS</sub> under-voltage detect
	1	R	POR	DA9063 starts up from NO-POWER or RTC/DELIVERY mode



Register Address	Bit	Type Note 1	Label	Description
	0	R	TWD_ERROR	Watchdog time violated

Note 1 Cleared from the host by writing back the read value.

The EVENT registers hold information about events that have occurred in the DA9063. Events are triggered by a change in the status registers that contains the status of monitored signals. When an EVENT bit is set in the event register the nIRQ signal is asserted (unless the nIRQ is to be masked by a bit in the IRQ mask register). The nIRQ is also masked during the power-up sequence and is not released until the event registers have been cleared. The IRQ triggering event register is cleared from the host by writing back its read value. The event registers may be read in page/repeated mode. New events that occur during clearing are delayed before they are passed to the event register, ensuring that the host controller does not miss them.

Table 63: EVENT\_A

Register Address	Bit	Туре	Label	Description
	7	R	EVENTS_D	Asserted when register EVENT_B to EVENT_D have at least one event bit asserted
	6	R	EVENTS_C	Asserted when register EVENT_B to EVENT_C have at least one event bit asserted
	5	R	EVENTS_B	Asserted when register EVENT_B has at least one event bit asserted
0x06	4	R Note 1	E_SEQ_RDY	Sequencer reached final position caused event
EVENT_A	3	R Note 1	E_ADC_RDY	ADC manual conversion result ready caused event
	2	R Note 1	E_TICK	RTC tick caused event
	1	R Note 1	E_ALARM	RTC alarm caused event
	0	R Note 1	E_nONKEY	nONKEY caused event

**Note 1** Cleared from the host by writing back the read value.

Table 64: EVENT\_B

Register Address	Bit	Type Note 1	Label	Description
	7	R	E_VDD_WARN	V <sub>SYS</sub> dropped below VDD_FAULT_UPPER threshold
0x07 EVENT_B	6	R	E_VDD_MON	V <sub>SYS</sub> less or higher than VSYS_MON threshold caused event
	5	R	E_DVC_RDY	Finish of all DVC voltage ramping event
	4	R	E_REG_UVOV	Event triggered from a monitored regulator voltage being out of selected range or from new regulator voltage measurement being available (depends on settings of MON_MODE)
	3	R	E_LDO_LIM	LDO3, 4, 7, 8 or 11 current limit exceeded for more than 10 ms
	2	R	E_COMP1V2	1.2 V comparator caused event



Register Address	Bit	Type Note 1	Label	Description
	1	R	E_TEMP	Junction high temp caused event
	0	R	E_WAKE	Detected rising edge on CHG_WAKE

Note 1 Cleared from the host by writing back the read value.

Table 65: EVENT\_C

Register Adress	Bit	Type Note 1	Label	Description
	7	R	E_GPI7	GPI event according to active state setting
	6	R	E_GPI6	GPI event according to active state setting
	5	R	E_GPI5	GPI event according to active state setting
	4	R	E_GPI4	GPI event according to active state setting
	3	R	E_GPI3	GPI event according to active state setting
0x08 EVENT_C	2	R	E_GPI2	GPI event according to active state setting / ADCIN3 high / low threshold exceeded caused event
	1	R	E_GPI1	GPI event according to active state setting / ADCIN2 high / low threshold exceeded caused event
	0	R	E_GPI0	GPI event according to active state setting / ADCIN1 high / low threshold exceeded caused event

**Note 1** Cleared from the host by writing back the read value.

Table 66: EVENT\_D

Register Address	Bit	Type Note 1	Label	Description			
	7	R	E_GPI15	GPI event according to active state setting			
	6	R	E_GPI14	GPI event according to active state setting/Event caused from host addressing HS-2-WIRE interface			
	5	R	E_GPI13	GPI event according to active state setting			
0x09	4	R	E_GPI12	GPI event according to active state setting			
EVENT_D	3	R	E_GPI11	GPI event according to active state setting			
	2	R	E_GPI10	GPI/PWR1_EN event according to active state setting			
	1	R	E_GPI9	GPI/PWR_EN event according to active state setting			
	0	R	E_GPI8	GPI/SYS_EN event according to active state setting			

**Note 1** Cleared from the host by writing back the read value.

The nIRQ line is released only when all events have been cleared from the host processor by writing the read value into all registers with an asserted event bit.





## Table 67: IRQ\_MASK\_A

Register Address	Bit	Туре	Label	Description
	7:5	R/W	Reserved	
	4	R/W	M_SEQ_RDY	Mask nIRQ from finishing power sequencing
0x0A	3	R/W	M_ADC_RDY	Mask ADC manual conversion result ready caused nIRQ
IRQ_MASK_A	2	R/W	M_TICK	Mask RTC tick caused nIRQ
	1	R/W	M_ALARM	Mask RTC alarm caused nIRQ
	0	R/W	M_nONKEY	Mask nONKEY caused nIRQ

## Table 68: IRQ\_MASK\_B

Register Address	Bit	Туре	Label	Description
	7	R/W	M_VDD_WARN	Mask VDDFAULT _UPPER comparator triggered event
	6	R/W	M_VDD_MON	Mask V <sub>SYS</sub> caused nIRQ
	5	R/W	M_DVC_RDY	Mask DVC voltage ramping triggered event
0x0B	4	R/W	M_REG_UVOV	Mask events generated from regulator output voltage monitoring
IRQ_MASK_B	3	R/W	M_LDO_LIM	Mask LDO current limit exceeded caused nIRQ
	2	R/W	M_COMP1V2	Mask 1.2 V comparator caused nIRQ
	1	R/W	M_TEMP	Mask junction over temp caused nIRQ
	0	R/W	M_WAKE	Mask companion charger caused event

## Table 69: IRQ\_MASK\_C

Register Address	Bit	Туре	Label	Description
	7	R/W	M_GPI7	Mask GPI caused nIRQ
	6	R/W	M_GPI6	Mask GPI caused nIRQ
	5	R/W	M_GPI5	Mask GPI caused nIRQ
	4	R/W	M_GPI4	Mask GPI caused nIRQ
0x0C	3	R/W	M_GPI3	Mask GPI caused nIRQ
IRQ_MASK_C	2	R/W	M_GPI2	Mask GPI caused / ADCIN3 high / low threshold exceeded caused nIRQ
	1	R/W	M_GPI1	Mask GPI caused / ADCIN2 high / low threshold exceeded caused nIRQ
	0	R/W	M_GPI0	Mask GPI caused / ADCIN1 high / low threshold exceeded caused nIRQ

## Table 70: IRQ\_MASK\_D

Register Address	Bit	Туре	Label	Description
0x0D IRQ_MASK_D	7	R/W	M_GPI15	Mask GPI caused nIRQ
	6	R/W	M_GPI14	Mask GPI/HS-2-WIRE caused nIRQ
	5	R/W	M_GPI13	Mask GPI caused nIRQ

Register Address	Bit	Туре	Label	Description
	4	R/W	M_GPI12	Mask GPI caused nIRQ
	3	R/W	M_GPI11	Mask GPI caused nIRQ
	2	R/W	M_GPI10	Mask GPI/PWR1_EN caused nIRQ
	1	R/W	M_GPI9	Mask GPI/PWR_EN caused nIRQ
	0	R/W	M_GPI8	Mask GPI/SYS_EN caused nIRQ

## Table 71: CONTROL\_A

Register Address	Bit	Туре	Label	Description
	7	R/W	CP_EN	When asserted charge pump for rail switches is enabled
	6	R/W	M_POWER1_EN	Mask the update of POWER1_EN when writing to CONTROL_A
	5	R/W	M_POWER_EN	Mask the update of POWER_EN when writing to CONTROL_A
	4	R/W	M_SYSTEM_EN	Mask the update of SYSTEM_EN when writing to CONTROL_A
				Clearing SYSTEM_EN/releasing port SYS_EN press will
0xE CONTROL_A	3	R/W	STANDBY	0: completely power down to Slot 0     (Hibernate)     1: stop powering down at pointer     PART_DOWN (Standby)
	2	R/W	POWER1_EN	Target status of power domain POWER1: controlled from OTP/PM interface and port PWR1_EN
	1	R/W	POWER_EN	Target status of power domain POWER: controlled from OTP/PM interface and port PWR_EN
	0	R/W	SYSTEM_EN	Target status of power domain SYSTEM: controlled from OTP/PM interface and port SYS_EN

### Table 72: CONTROL\_B

Register Address	Bit	Туре	Label	Description
	7	R/W	BUCK_SLOWSTART	Enables soft-start for buck converters (recommended for application instant-on with discharged battery and weak external supply)  Note 1
0xF	6:5	R/W	Reserved	
CONTROL_B	4	R/W	nONKEY_LOCK	0: Half-current POWERDOWN mode 1: Wake-up from POWERDOWN mode requires the nONKEY signal being low for longer than selected in KEY_DELAY (automatically cleared during power-up sequence)



Register Address	Bit	Туре	Label	Description
	3	R/W	nRES_MODE	0: No assertion of nRESET for power down sequence 1: Assert nRESET before starting power down sequence (release after leaving POWERDOWN mode in case RESET_EVENT < '11')
	2	R/W	RES_BLINKING	Enables (time limited) VDD_START triggered GPO11/4/15 flashing in case of no connected external supply
	1	R/W	WATCHDOG_PD	Discontinue Watchdog timer during     POWERDOWN mode     Watchdog timer continues during     POWERDOWN mode
	0	R/W	CHG_SEL	Port CHG_WAKE is connected to  0: Dialog charger WAKE port  1: Charger SAFE_OUT

Note 1 Increases buck start-up time up to 3 ms.

## Table 73: CONTROL\_C

Register Address	Bit	Туре	Label	Description
	7	R/W	DEF_SUPPLY	When asserted all supplies (except LDOCORE) are enabled/disabled from OTP default mode when entering sequencer Slot 0.
	6:5	R/W	SLEW_RATE	DVC slewing (bucks and LDOs) is executed at 00: 10 mV every 4.0 µs 01: 10 mV every 2.0 µs 10: 10 mV every 1.0 µs 11: 10 mV every 0.5 µs
	4	R/W	OTPREAD_EN	O: OTP read after POWERDOWN mode disabled     Power supplies are configured with OTP values when leaving POWERDOWN mode
0x10 CONTROL_C	3	R/W	AUTO_BOOT	O: Start-up of power sequencer after progressing from RESET mode requires a valid wake-up event  1: PMIC automatically starts power sequencer after progressing from RESET mode
	2:0	R/W	DEBOUNCING	GPI, nONKEY and nSHUTDOWN debounce time  000: no debounce time  001: 0.1 ms  010: 1.0 ms  011: 10.2 ms  100: 51.2 ms  101: 256 ms  110: 512 ms  111: 1024 ms





#### Table 74: CONTROL\_D

Register Address	Bit	Туре	Label	Description
0x11 CONTROL_D	7:6	R/W	BLINK_DUR	GPO10/GPO11 flashing on-time 00: 10 ms 01: 20 ms 10: 40 ms 11: 20 ms double stroke (180 ms period)
	5:3	R/W	BLINK_FRQ	GPO11/4/15 flashing frequency 000: no blinking (GPO11/14/15 state selected via GPIOxx_MODE) 001: every second 010: every two seconds 011: every four seconds 100: every 180 ms (flicker mode) 101: every two seconds enabled by VDD_START 110: every four seconds enabled by VDD_START 111: every 180 ms enabled by VDD_START Note 1
	2:0	R/W	TWDSCALE	000: Watchdog disabled 001: 1x scaling applied to two_max period 010: 2x 011: 4x 100: 8x 101: 16x 110: 32x 111: 64x

Note 1 Blinking from OTP settings 001 to 100 continues as long as an active charger is connected to port CHG\_WAKE. In the absence of a battery charger a time limited blinking can be enabled via RES\_BLINKING.

## Table 75: CONTROL\_E

Register Address	Bit	Туре	Label	Description
	7	R/W	V_LOCK	0: Allows host writes into registers 0x81 to 0x120 1: Disables register 0x81 to 0x120 reprogramming from host interfaces
	6	R/W	PM_FB3_PIN	0: 2nd 32 kHz signal output 1: Feedback pin is used as an input signal to stop and start the vibration motor (active low nVIB_BRAKE)
0x12 CONTROL_E	5	R/W	PM_FB2_PIN	O: Feedback pin indicates the status of regulators being selected for voltage supervision (PWR_OK)  1: Feedback pin is used as KEEP_ACT signal for the Watchdog unit
	4	R/W	PM_FB1_PIN	0: Feedback pin indicates the detection of a wake-up event (EXT_WAKEUP) 1: Feedback pin is used as an indicator, signaling via low level ongoing power mode transitions (power sequencer and DVC) (READY)
	3	R/W	ECO_MODE	When asserted DA9063 is armed for the pulsed mode when entering RESET

Register Address	Bit	Туре	Label	Description
	2	R/W	RTC_EN	Enables the power supply of the 32 kHz oscillator and RTC (for DA9063 the DELIVERY mode if cleared under certain preconditions, locked from the assertion of control MONITOR
	1	R/W	RTC_MODE_SD	When asserted all supplies (including LDOCORE) and functional blocks except of the RTC are disabled when reaching RESET mode with a VDDFAULT condition
	0	R/W	RTC_MODE_PD	When asserted all supplies (including LDOCORE) and functional blocks except of the RTC are disabled when reaching POWERDOWN mode

## Table 76: CONTROL\_F

Register Address	Bit	Туре	Label	Description
	7:3	R/W	Reserved	
0x13	2	R/W	WAKE_UP	If set to 1 PMU wakes up from POWERDOWN mode. The bit is cleared back to 0 automatically 16 sec after entering ACTIVE mode
CONTROL_F	1	R/W	SHUTDOWN	If set to 1 the sequencer powers down to RESET mode. The bit is cleared back to 0 automatically when entering the RESET mode
	0	R/W	WATCHDOG	If set to 1 watchdog timer is reset. The bit is cleared back to 0 automatically.

## Table 77: PD\_DIS

Register Address	Bit	Туре	Label	Description
	7	R/W	PMCONT_DIS	0: SYS_EN, PWR_EN, PWR1_EN enabled during power down 1: Auto-Disable of SYS_EN, PWR_EN and PWR1_EN during POWERDOWN mode and force the detection hidden transition when reenabling the control from ports
	6	R/W	OUT_32K_PAUSE	0: Enables OUT_32K during power down 1: Auto-Disable OUT_32K output buffer during POWERDOWN mode
0x14 PD_DIS	5	R/W	BBAT_DIS	O: Enables Backup battery charger during POWERDOWN mode     1: Auto-disable backup battery charger during power down
	4	R/W	CLDR_PAUSE	Calendar/Clock readout registers are updated during POWERDOWN mode     Update of Calendar/Clock readout registers is paused during POWERDOWN mode
	3	R/W	HS2WIRE_DIS	0: HS-2-WIRE not disabled during power down 1: Auto-disable of HS-2-WIRE interface during POWERDOWN mode



Register Address	Bit	Туре	Label	Description
	2	R/W	PMIF_DIS	O: Power manager interface not disabled during power down     1: Auto-disable of power manager interface during POWERDOWN mode
	1	R/W	GPADC_PAUSE	0: ADC measurements continue during power down as configured 1: Auto-PAUSE auto measurements on A0, A1, A2 and A3 and manual measurement during POWERDOWN mode; if no autonomous auto-measurements are required (V <sub>SYS</sub> from vibration motor driver) switch off the ADC completely
	0	R/W	GPI_DIS	O: GPIO extender enabled during power down  1: Auto-disable of features configured as GPI pins during POWERDOWN mode and force the detection hidden transition when reenabling the pin

Note 1 When the related ID is configured to be 1 < PD\_DIS\_STEP ≤ MAX\_COUNT the value of the above controls define whether functions are switched on when entering POWERDOWN mode from POR or wait until ID PD\_DIS\_STEP is processed.

#### A.2.2 **GPIO Control**

**Table 78: GPIO\_0\_1** 

Register Address	Bit	Туре	Label	Description
	7	R/W	GPIO1_WEN	0: Passive to active transition triggers a wake-up 1: Wake-up suppressed
	6	R/W	GPIO1_TYPE	0: GPI: active low GPO: supplied from VDD_IO1 1: GPI: active high GPO: supplied from VDD_IO2
0x15	5:4	R/W	GPIO1_PIN	PIN assigned to  00: ADCIN2/1.2 V comparator  01: GPI (optional regulator HW control)  10: GPO mode controlled (Open drain)  11: GPO mode controlled (Push-pull)
GPIO_0_1	3	R/W	GPIO0_WEN	Passive to active transition triggers a wake- up     Wake-up suppressed
	2	R/W	GPIO0_TYPE	0: GPI: active low GPO: supplied from VDD_IO1 1: GPI: active high GPO: supplied from VDD_IO2
	1:0	R/W	GPIO0_PIN	PIN assigned to  00: ADCIN1 01: GPI 10: GPO mode controlled (Open drain) 11: GPO mode controlled (Push-pull)



Table 79: GPIO\_2\_3

Register Address	Bit	Туре	Label	Description
	7	R/W	GPIO3_WEN	O: Passive to active transition triggers a wake- up     1: Wake-up suppressed
	6	R/W	GPIO3_TYPE	0: GPI: active low GPO: supplied from VDD_IO1 1: GPI: active high GPO: supplied from VDD_IO2
0x16	5:4	R/W	GPIO3_PIN	PIN assigned to  00: CORE_SWG  01: GPI  10: GPO mode controlled (Open drain)  11: GPO mode controlled (Push-pull)
GPIO_2_3	3	R/W	GPIO2_WEN	O: Passive to active transition triggers a wake- up     1: Wake-up suppressed
	2	R/W	GPIO2_TYPE	0: GPI: active low GPO: supplied from VDD_IO1  1: GPI: active high GPO: supplied from VDD_IO2
	1:0	R/W	GPIO2_PIN	PIN assigned to 00: ADCIN3 01: GPI (optional regulator HW control) 10: GPO Sequencer controlled (Push-pull) 11: GPO mode controlled (Push-pull)

Table 80: GPIO\_4\_5

Register Address	Bit	Туре	Label	Description
	7	R/W	GPIO5_WEN	O: Passive to active transition triggers a wake- up     1: Wake-up suppressed
	6	R/W	GPIO5_TYPE	0: GPI: active low GPO: supplied from VDD_IO1 1: GPI: active high GPO: supplied from VDD_IO2
0x17 GPIO_4_5	5:4	R/W	GPIO5_PIN	PIN assigned to  00: PERI_SWG  01: GPI  10: GPO mode controlled (Open drain)  11: GPO mode controlled (Push-pull)
	3	R/W	GPIO4_WEN	O: Passive to active transition triggers a wake- up     1: Wake-up suppressed
	2	R/W	GPIO4_TYPE	0: GPI: active low GPO: supplied from VDD_IO1 1: GPI: active high GPO: supplied from VDD_IO2
	1:0	R/W	GPIO4_PIN	PIN assigned to  00: CORE_SWS  01: GPI  10: GPO mode controlled (Open drain)  11: GPO mode controlled (Push-pull)



**Table 81: GPIO\_6\_7** 

Register Address	Bit	Туре	Label	Description
	7	R/W	GPIO7_WEN	O: Passive to active transition triggers a wake- up     1: Wake-up suppressed
	6	R/W	GPIO7_TYPE	0: GPI: active low GPO: supplied from VDD_IO1 1: GPI: active high GPO: supplied from VDD_IO2
0x18	5:4	R/W	GPIO7_PIN	PIN assigned to 00: Reserved 01: GPI 10: GPO Sequencer controlled (Push-pull) 11: GPO mode controlled (Push-pull)
GPIO_6_7	3	R/W	GPIO6_WEN	O: Passive to active transition triggers a wake-up     1: Wake-up suppressed
	2	R/W	GPIO6_TYPE	0: GPI: active low GPO: supplied from VDD_IO1 1: GPI: active high GPO: supplied from VDD_IO2
	1:0	R/W	GPIO6_PIN	PIN assigned to  00: PERI_SWS  01: GPI  10: GPO mode controlled (Open drain)  11: GPO mode controlled (Push-pull)

Table 82: GPIO\_8\_9

Register Address	Bit	Туре	Label	Description
	7	R/W	GPIO9_WEN	0: Passive to active transition triggers a wake-up 1: Wake-up suppressed
	6	R/W	GPIO9_TYPE	0: GPI/PWR_EN: active low GPO: supplied from VDD_IO1 1: GPI/PWR_EN: active high GPO: supplied from VDD_IO2
0x19	5:4	R/W	GPIO9_PIN	PIN and status register bit assigned to 00: GPI with PWR_EN 01: GPI 10: GPO Sequencer controlled (Push-pull) 11: GPO mode controlled (Push-pull)
GPIO_8_9	3	R/W	GPIO8_WEN	0: Passive to active transition triggers a wake-up 1: Wake-up suppressed
	2	R/W	GPIO8_TYPE	0: GPI/SYS_EN: active low GPO: supplied from external/VDD_IO1 1: GPI/SYS_EN: active high GPO: supplied from VDD_IO2
	1:0	R/W	GPIO8_PIN	PIN and status register bit assigned to 00: GPI with SYS_EN 01: GPI 10: GPO Sequencer controlled (Push-pull) 11: GPO mode controlled (Push-pull)



Table 83: GPIO\_10\_11

Register Address	Bit	Туре	Label	Description
	7	R/W	GPIO11_WEN	O: Passive to active transition triggers a wake- up     1: Wake-up suppressed
	6	R/W	GPIO11_TYPE	0: GPI: active low GPO: supplied from external/VDD_IO1 1: GPI: active high GPO: supplied from VDD_IO2
0x1A	5:4	R/W	GPIO11_PIN	PIN assigned to 00: GPO (Open drain, with optional blinking) 01: GPI 10: GPO GPO Sequencer controlled (Pushpull) 11: GPO mode controlled (Push-pull)
GPIO_10_11	3	R/W	GPIO10_WEN	0: Passive to active transition triggers a wake-up 1: Wake-up suppressed
	2	R/W	GPIO10_TYPE	0: GPI/PWR1_EN: active low GPO: supplied from external/VDD_IO1 1: GPI/PWR1_EN: active high GPO: supplied from VDD_IO2
	1:0	R/W	GPIO10_PIN	PIN and status register bit assigned to 00: GPI with PWR1_EN 01: GPI 10: GPO (Open drain) 11: GPO mode controlled (Push-pull )

Table 84: GPIO\_12\_13

Register Address	Bit	Туре	Label	Description
	7	R/W	GPIO13_WEN	Passive to active transition triggers a wake- up     Wake-up suppressed
0x1B GPIO_12_13	6	R/W	GPIO13_TYPE	0: GPI: active low GPO/GP_FB1: supplied from external/VDD_IO1 1: GPI: active high GPO/GP_FB1: supplied from VDD_IO2
	5:4	R/W	GPIO13_PIN	PIN and status register bit assigned to 00: GPO controlled by state of GP_FB1 (EXT_WAKEUP/READY) (Push-pull) 01: GPI (optional regulator HW control) 10: GPO controlled by state of GP_FB1 (EXT_WAKEUP/READY) (Open drain) 11: GPO mode controlled (Push-pull)
	3	R/W	GPIO12_WEN	O: Passive to active transition triggers a wake- up     1: Wake-up suppressed
	2	R/W	GPIO12_TYPE	0: GPI: active low GPO/ nVDD_FAULT/V <sub>SYS</sub> monitor: supplied from VDD_IO1  1: GPI: active high GPO/DD_FAULT/V <sub>SYS</sub> monitor: supplied from VDD_IO2



Register Address	Bit	Туре	Label	Description
	1:0	R/W	GPIO12_PIN	PIN assigned to  00: nVDD_FAULT (Push-pull)  01: GPI  10: GPO controlled by the state of Vsys monitor (Push-pull)  11: GPO mode controlled (Push-pull)

## Table 85: GPIO\_14\_15

Register Address	Bit	Туре	Label	Description
	7	R/W	GPIO15_WEN	0: Passive to active transition triggers a wake-up 1: Wake-up suppressed
	6	R/W	GPIO15_TYPE	0: GPI: active low GPO: supplied from external/VDD_IO1 1: GPI: active high GPO: supplied from VDD_IO2
0x1C GPIO_14_15	5:4	R/W	GPIO15_PIN	PIN assigned to 00: GPO (Open drain, with optional blinking) 01: GPI 10: CLK (configured via GPIO14_PIN) 11: GPO mode controlled (Open drain)
	3	R/W	GPIO14_WEN	O: Passive to active transition triggers a wake-up     1: Wake-up suppressed
	2	R/W	GPIO14_TYPE	0: GPI: active low GPO: supplied from external/VDD_IO1 DATA/CLK supplied from VDD_IO1 (Note 1) 1: GPI: active high GPO: supplied from VDD_IO2 DATA/CLK supplied from VDD_IO2 (Note 1)
	1:0	R/W	GPIO14_PIN	PIN assigned to 00: GPO(Open drain, with optional blinking) 01: GPI 10: DATA (assigns GPIO15_PIN to CLK) 11: GPO mode controlled (Push-pull)

Note 1 When using as HS-2-WIRE IF input logic levels are derived from VDDCORE.

## Table 86: GPIO\_MODE0\_7

Register Address	Bit	Туре	Label	Description
0x1D GPIO_MODE0_7	7	R/W	GPIO7_ MODE	0: GPI: debouncing off GPO: Sets output to low level (active low for sequencer control)  1: GPI: debouncing on GPO: Sets output to high level (active high for sequencer control)

Register Address	Bit	Туре	Label	Description
	6	R/W	GPIO6_ MODE	O: GPI: debouncing off GPO: Sets output to low level (active low for sequencer control)  1: GPI: debouncing on GPO: Sets output to high level (active high for sequencer control)
	5	R/W	GPIO5_ MODE	0: GPI: debouncing off GPO: Sets output to low level 1: GPI: debouncing on GPO: Sets output to high level
	4	R/W	GPIO4_ MODE	O: GPI: debouncing off GPO: Sets output to low level(active low for sequencer control)  1: GPI: debouncing on GPO: Sets output to high level (active high for sequencer control)
	3	R/W	GPIO3_ MODE	O: GPI: debouncing off GPO: Sets output to low level (active low for sequencer control)  1: GPI: debouncing on GPO: Sets output to high level (active high for sequencer control)
	2	R/W	GPIO2_MODE	O: GPI: debouncing off GPO: Sets output to low level 1: GPI: debouncing on GPO: Sets output to high level
	1	R/W	GPIO1_ MODE	O: GPI: debouncing off GPO: Sets output to low level 1: GPI: debouncing on GPO: Sets output to high level
	0	R/W	GPIO0_ MODE	O: GPI: debouncing off GPO: Sets output to low level 1: GPI: debouncing on GPO: Sets output to high level

## Table 87: GPIO\_MODE8\_15

Register Address	Bit	Туре	Label	Description
0x1E	7	R/W	GPIO15_ MODE	O: GPI: debouncing off GPO: Sets output to low level (active high for blinking)  1: GPI: debouncing on GPO: Sets output to high level (active low for blinking)
GPIO_MODE8_15	6	R/W	GPIO14_ MODE	O: GPI: debouncing off GPO: Sets output to low level (active high for blinking)  1: GPI:debouncing on GPO: Sets output to high level (active low for blinking)

Register Address	Bit	Туре	Label	Description
	5	R/W	GPIO13_ MODE	0: GPI: debouncing off GPO: Sets output to low level (active low for GP_FB1)  1: GPI: debouncing on GPO: Sets output to high level (active high for GP_FB1)
	4	R/W	GPIO12_ MODE	O: GPI: debouncing off GPO: Sets output to low level (active low for nVDD_FAULT, V <sub>SYS</sub> monitor state)  1: GPI: debouncing on GPO: Sets output to high level (active high for nVDD_FAULT, V <sub>SYS</sub> monitor state)
	3	R/W	GPIO11_ MODE	0: GPI: : debouncing off GPO: Sets output to low level (active high for blinking)  1: GPI: : debouncing on GPO: Sets output to high level (active low for blinking)
	2	R/W	GPIO10_ MODE	0: GPI/PWR1_EN: debouncing off GPO: Sets output to low level 1: GPI/PWR1_EN: debouncing on GPO: Sets output to high level
	1	R/W	GPIO9_ MODE	O: GPI/PWR_EN: debouncing off GPO: Sets output to low level (active low for sequencer control)  1: GPI/PWR_EN debouncing on GPO: Sets output to high level (active high for sequencer control)
	0	R/W	GPIO8_ MODE	O: GPI/SYS_EN: debouncing off GPO: Sets output to low level  1: GPI/SYS_EN: debouncing on GPO: Sets output to high level

## Table 88: SWITCH\_CONT

Register Address	Bit	Туре	Label	Description
	7	R/W	CP_EN_MODE	Rail switch charge pump is enabled  0: static (does not shut down, when all switches are open)  1: auto, CP enabled before closing the first switch, CP disabled after last switch was opened
0x1F SWITCH_CONT	6	R/W	CORE_SW_INT	Changes the CORE external switch controller into an internal switch between the output of BUCKCORE1 and port CORE_SWS/GPIO4
	5:4	R/W	SWITCH_SR	Maximum slew rate when closing the rail switch:  00: 1 mV/μs  01: 5 mV/μs  10: 10 mV/μs  11: as fast as possible

Register Address	Bit	Туре	Label	Description
				GPIO closes PERI_SW on passive to active state transition, opens PERI_SW on active to passive state transition
	3:2	R/W	PERI_SW_GPI	00: Not controlled by GPIO 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
				GPIO closes CORE_SW on passive to active state transition, opens CORE_SW on active to passive state transition
	1:0	R/W	CORE_SW_GPI	00: Not controlled by GPIO 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled

## A.2.3 Regulator Control

Table 89: BCORE2\_CONT

Register Address	Bit	Туре	Label	Description
	7	R/W	Reserved	
	6:5	R/W	VBCORE2_GPI	GPIO select target voltage VBCORE2_A on passive to active transition, selects target voltage VBCORE2_B on active to passive transition (ramping)
				00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
0x20	4	R/W	Reserved	
BCORE2_CONT Note 1	3	R/W	BCORE2_CONF	Sequencer target state of BCORE2_EN
Note 1	2:1 R/W			GPIO enables BUCKCORE2 on passive to active state transition, disables BUCKCORE2 on active to passive state transition
		R/W	BCORE2_GPI	00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	0	R/W	BCORE2_EN	0: BUCKCORE2 disabled 1: BUCKCORE2 enabled

Note 1 Disabled in BUCKCORE dual-phase mode.



Table 90: BCORE1\_CONT

Register Address	Bit	Туре	Label	Description
	7	R/W	CORE_SW_CONF	Sequencer target state of CORE_SW_EN
0x21	6:5	R/W	VBCORE1_GPI	GPIO select target voltage VBCORE1_A on passive to active transition, selects target voltage VBCORE1_B on active to passive transition (ramping)
				00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	4	R/W	CORE_SW_EN	0: CORE_SW opened 1: CORE_SW closed
BCORE1_CONT	3	R/W	BCORE1_CONF	Sequencer target state of BCORE1_EN
	2:1 R/W		BCORE1_GPI	GPIO enables BUCKCORE1 on passive to active state transition, disables BUCKCORE1 on active to passive state transition
		R/W		00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	0	R/W	BCORE1_EN	0: BUCKCORE1 disabled 1: BUCKCORE1 enabled

Table 91: BPRO\_CONT

Register Address	Bit	Туре	Label	Description
	7	R/W	Reserved	
	6:5	R/W	VBPRO_GPI	GPIO select target voltage VBPRO_A on passive to active transition, selects target voltage VBPRO_B on active to passive transition (ramping)
				00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
0x22	4	R/W	Reserved	
BPRO_CONT	3	R/W	BPRO_CONF	Sequencer target state of BPRO_EN
	2:1 R/W		BPRO_GPI	GPIO enables BUCKPRO on passive to active state transition, disables BUCKPRO on active to passive state transition
		R/W		00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	0	R/W	BPRO_EN	0: BUCKPRO disabled 1: BUCKPRO enabled



Table 92: BMEM\_CONT

Register Address	Bit	Туре	Label	Description
	7	R/W	Reserved	
	6:5	R/W	VBMEM_GPI	GPIO select target voltage VBMEM_A on passive to active transition, selects target voltage VBMEM_B on active to passive transition (ramping)  00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
000	4	R/W	Reserved	
0x23 BMEM_CONT	3	R/W	BMEM_CONF	Sequencer target state of BMEM_EN in case of being a default supply)
	2:1	R/W	BMEM_GPI	GPIO enables BUCKMEM on passive to active state transition, disables BUCKMEM on active to passive state transition  00: Not controlled by GPIO (sequencer control)  01: GPIO1 controlled  10: GPIO2 controlled  11: GPIO13 controlled
	0	R/W	BMEM_EN	0: BUCKMEM disabled 1: BUCKMEM enabled

Table 93: BIO\_CONT

Register Address	Bit	Туре	Label	Description
	7	R/W	Reserved	
	6:5	R/W	VBIO_GPI	GPIO select target voltage VBIO_A on passive to active transition, selects target voltage VBIO_B on active to passive transition (ramping)
				00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
0x24	4	R/W	Reserved	
BIO_CONT	3	R/W	BIO_CONF	Sequencer target state of BIO_EN
	2:1	R/W	BIO_GPI	GPIO enables BUCKIO on passive to active state transition, disables BUCKIO on active to passive state transition  Oo: Not controlled by GPIO (sequencer control)  O1: GPIO1 controlled  10: GPIO2 controlled  11: GPIO13 controlled
	0	R/W	BIO_EN	0: BUCKIO disabled 1: BUCKIO enabled



Table 94: BPERI\_CONT

Register Address	Bit	Туре	Label	Description
	7	R/W	PERI_SW_CONF	Sequencer target state of PERI_SW_EN
0x25	6:5	R/W	VBPERI_GPI	GPIO select target voltage VBPERI_A on passive to active transition, selects target voltage VBPERI_B on active to passive transition (ramping)  O0: Not controlled by GPIO (sequencer control)  01: GPIO1 controlled  10: GPIO2 controlled  11: GPIO13 controlled
	4	R/W	PERI_SW_EN	0: PERI_SW opened 1: PERI_SW closed
BPERI_CONT	3	R/W	BPERI_CONF	Sequencer target state of BPERI_EN
	2:1	R/W	BPERI_GPI	GPIO enables BUCKPERI on passive to active state transition, disables BUCKPERI on active to passive state transition  00: Not controlled by GPIO (sequencer control)  01: GPIO1 controlled  10: GPIO2 controlled  11: GPIO13 controlled
	0	R/W	BPERI_EN	0: BUCKPERI disabled 1: BUCKPERI enabled

Table 95: LDO1\_CONT

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO1_CONF	Sequencer target state of LDO1_EN
	6:5	R/W	VLDO1_GPI	GPIO select target voltage VLDO1_A on passive to active transition, selects target voltage VLDO1_B on active to passive transition (ramping)  00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	4	R/W	Reserved	
0x26 LDO1_CONT	3	R/W	LDO1_PD_DIS	0: Enable pull-down resistor 1: No pull-down resistor in disabled mode
	2:1	R/W	LDO1_GPI	GPIO enables LDO1 on passive to active state transition, disables LDO1 on active to passive state transition  00: Not controlled by GPIO (sequencer control)  01: GPIO1 controlled  10: GPIO2 controlled
				11: GPIO13 controlled
	0	R/W	LDO1_EN	0: LDO1 disabled 1: LDO1 enabled



Table 96: LDO2\_CONT

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO2_CONF	Sequencer target state of LDO2_EN
	6:5	R/W	VLDO2_GPI	GPIO select target voltage VLDO2_A on passive to active transition, selects target voltage VLDO2_B on active to passive transition (ramping)  O0: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
0,427	4	R/W	Reserved	
0x27 LDO2_CONT	3	R/W	LDO2_PD_DIS	0: Enable pull-down resistor 1: No pull-down resistor in disabled mode
	2:1	R/W	LDO2_GPI	GPIO enables LDO2 on passive to active state transition, disables LDO2 on active to passive state transition  O0: Not controlled by GPIO (sequencer control)  01: GPIO1 controlled  10: GPIO2 controlled  11: GPIO13 controlled
	0	R/W	LDO2_EN	0: LDO2 disabled 1: LDO2 enabled

Table 97: LDO3\_CONT

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO3_CONF	Sequencer target state of LDO3_EN
	6:5	R/W	VLDO3_GPI	GPIO select target voltage VLDO3_A on passive to active transition, selects target voltage VLDO3_B on active to passive transition (ramping)  00: Not controlled by GPIO (sequencer control)  01: GPIO1 controlled
				10: GPIO2 controlled 11: GPIO13 controlled
0x28	4	R/W	Reserved	
LDO3_CONT	3	R/W	LDO3_PD_DIS	0: Enable pull-down resistor 1: No pull-down resistor in disabled mode
	2:1 R/W			GPIO enables LDO3 on passive to active state transition, disables LDO3 on active to passive state transition
		R/W	LDO3_GPI	00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	0	R/W	LDO3_EN	0: LDO3 disabled 1: LDO3 enabled



Table 98: LDO4\_CONT

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO4_CONF	Sequencer target state of LDO4_EN
	6:5	R/W	VLDO4_GPI	GPIO select target voltage VLDO4_A on passive to active transition, selects target voltage VLDO4_B on active to passive transition (ramping)  00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
0.420	4	R/W	Reserved	
0x29 LDO4_CONT	3	R/W	LDO4_PD_DIS	0: Enable pull-down resistor 1: No pull-down resistor in disabled mode
	2:1	R/W	LDO4_GPI	GPIO enables LDO4 on passive to active state transition, disables LDO4 on active to passive state transition  O0: Not controlled by GPIO (sequencer control)  01: GPIO1 controlled  10: GPIO2 controlled  11: GPIO13 controlled
	0	R/W	LDO4_EN	0: LDO4 disabled 1: LDO4 enabled

Table 99: LDO5\_CONT

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO5_CONF	Sequencer target state of LDO5_EN
	6:5	R/W	VLDO5_GPI	GPIO select target voltage VLDO5_A on passive to active transition, selects target voltage VLDO5_B on active to passive transition (immediate voltage change)  00: Not controlled by GPIO (sequencer
				control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
0x2A LDO5_CONT	4	R/W	VLDO5_SEL	LDO5 voltage is selected from (immediate change):  0: VLDO5_A  1: VLDO5_B
	3	R/W	LDO5_PD_DIS	O: Enable pull-down resistor     1: No pull-down resistor in disabled mode
	2:1 R/W			GPIO enables LDO5 on passive to active state transition, disables LDO6 on active to passive state transition
		R/W	LDO5_GPI	00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	0	R/W	LDO5_EN	0: LDO5 disabled 1: LDO5 enabled



# Table 100: LDO6\_CONT

**System PMIC for Mobile and Automotive Applications** 

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO6_CONF	Sequencer target state of LDO6_EN
0x2B LDO6 CONT	6:5	R/W	VLDO6_GPI	GPIO select target voltage VLDO6_A on passive to active transition, selects target voltage VLDO6_B on active to passive transition (immediate voltage change)  00: Not controlled by GPIO (sequencer control)  01: GPIO1 controlled  10: GPIO2 controlled  11: GPIO13 controlled
	4	R/W	VLDO6_SEL	LDO6 voltage is selected from (immediate change):  0: VLDO6_A 1: VLDO6_B
	3	R/W	LDO6_PD_DIS	C: Enable pull-down resistor     No pull-down resistor in disabled mode
	2:1	R/W	LDO6_GPI	GPIO enables LDO6 on passive to active state transition, disables LDO6 on active to passive state transition  O0: Not controlled by GPIO (sequencer control)  O1: GPIO1 controlled  10: GPIO2 controlled  11: GPIO13 controlled
	0	R/W	LDO6_EN	0: LDO6 disabled 1: LDO6 enabled

## Table 101: LDO7\_CONT

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO7_CONF	Sequencer target state of LDO7_EN
				GPIO select target voltage VLDO7_A on passive to active transition, selects target voltage VLDO7_B on active to passive transition (immediate voltage change)
0x2C LDO7_CONT	6:5	R/W	VLDO7_GPI	00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	4	R/W	VLDO7_SEL	LDO7 voltage is selected from (immediate change):  0: VLDO7_A  1: VLDO7_B
	3	R/W	LDO7_PD_DIS	C: Enable pull-down resistor     No pull-down resistor in disabled mode

Register Address	Bit	Туре	Label	Description
				GPIO enables LDO7 on passive to active state transition, disables LDO7 on active to passive state transition
	2:1	R/W	LDO7_GPI	00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	0	R/W	LDO7_EN	0: LDO7 disabled 1: LDO7 enabled

## Table 102: LDO8\_CONT

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO8_CONF	Sequencer target state of LDO8_EN
	6:5	R/W	VLDO8_GPI	GPIO select target voltage VLDO8_A on passive to active transition, selects target voltage VLDO8_B on active to passive transition (immediate voltage change)  O0: Not controlled by GPIO (sequencer control)  01: GPIO1 controlled  10: GPIO2 controlled  11: GPIO13 controlled
0x2D LDO8 CONT	4	R/W	VLDO8_SEL	LDO8 voltage is selected from (immediate change):  0: VLDO8_A  1: VLDO8_B
	3	R/W	LDO8_PD_DIS	0: Enable pull-down resistor 1: No pull-down resistor in disabled mode
	2:1	R/W	LDO8_GPI	GPIO enables LDO8 on passive to active state transition, disables LDO8 on active to passive state transition  O0: Not controlled by GPIO (sequencer control)  01: GPIO1 controlled  10: GPIO2 controlled  11: GPIO13 controlled
	0	R/W	LDO8_EN	0: LDO8 disabled 1: LDO8 enabled

### Table 103: LDO9\_CONT

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO9_CONF	Sequencer target state of LDO9_EN
0x2E LDO9 CONT	0.5	DAM	W DOG OR	GPIO select target voltage VLDO9_A on passive to active transition, selects target voltage VLDO9_B on active to passive transition (immediate voltage change)
	6:5	R/W	V VLDO9_GPI	00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled



Register Address	Bit	Туре	Label	Description
	4	R/W	VLDO9_SEL	LDO9 voltage is selected from (immediate change):  0: VLDO9_A 1: VLDO9_B
	3	R/W	LDO9_PD_DIS	0: Enable pull-down resistor 1: No pull-down resistor in disabled mode
				GPIO enables LDO9 on passive to active state transition, disables LDO9 on active to passive state transition
	2:1	R/W	LDO9_GPI	00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	0	R/W	LDO9_EN	0: LDO9 disabled 1: LDO9 enabled

## Table 104: LDO10\_CONT

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO10_CONF	Sequencer target state of LDO10_EN
	6:5	DAA	VI DO40, ODI	GPIO select target voltage VLDO10_A on passive to active transition, selects target voltage VLDO10_B on active to passive transition (immediate voltage change)
0x2F LDO10_CONT		R/W	VLDO10_GPI	00: Not controlled by GPIO (sequencer control) 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO13 controlled
	4	R/W	VLDO10_SEL	LDO10 voltage is selected from (immediate change):  0: VLDO10_A  1: VLDO10_B
	3	R/W	LDO10_PD_DIS	0: Enable pull-down resistor 1: No pull-down resistor in disabled mode
	2:1	R/W	LDO10_GPI	GPIO enables LDO10 on passive to active state transition, disables LDO10 on active to passive state transition  00: Not controlled by GPIO (sequencer control)  01: GPIO1 controlled  10: GPIO2 controlled  11: GPIO13 controlled
	0	R/W	LDO10_EN	0: LDO10 disabled 1: LDO10 enabled



Table 105: LDO11\_CONT

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO11_CONF	Sequencer target state of LDO11_EN
	6:5	R/W	VLDO11_GPI	GPIO select target voltage VLDO11_A on passive to active transition, selects target voltage VLDO11_B on active to passive transition (immediate voltage change)  00: Not controlled by GPIO (sequencer control)  01: GPIO1 controlled  10: GPIO2 controlled  11: GPIO13 controlled
0x30 LDO11_CONT	4	R/W	VLDO11_SEL	LDO11 voltage is selected from (immediate change):  0: VLDO11_A 1: VLDO11_B
	3	R/W	LDO11_PD_DIS	C: Enable pull-down resistor     No pull-down resistor in disabled mode
	2:1	R/W	LDO11_GPI	GPIO enables LDO11 on passive to active state transition, disables LDO11 on active to passive state transition  00: Not controlled by GPIO (sequencer control)  01: GPIO1 controlled  10: GPIO2 controlled  11: GPIO13 controlled
	0	R/W	LDO11_EN	0: LDO11 disabled 1: LDO11 enabled

#### Table 106: VIB

Register Address	Bit	Туре	Label	Description
	7:6	R/W	Reserved	
0x31 VIB	5:0	R/W	VIB_SET	000000: OFF-BREAK, NMOS on, PMOS off 000001: 47.55 mV 000010: 95.1 mV  Average output level set in a range of 0 to 3 V in steps of 3 V/63   111111: 3.0 V

## **Table 107: DVC\_1**

Register Address	Bit	Туре	Label	Description
0x32	7	R/W	VLDO3_SEL	LDO3 voltage is selected from (ramping):  0: VLDO3_A  1: VLDO3_B
DVC_1	6	R/W	VLDO2_SEL	LDO2 voltage is selected from (ramping):  0: VLDO2_A  1: VLDO2_B



Register Address	Bit	Туре	Label	Description
	5	R/W	VLDO1_SEL	LDO1 voltage is selected from (ramping):  0: VLDO1_A  1: VLDO1_B
	4	R/W	VBPERI_SEL	BUCKPERI voltage is selected from (ramping):  0: VBPERI_A  1: VBPERI_B
	3	R/W	VBMEM_SEL	BUCKMEM voltage is selected from (ramping):  0: VBMEM_A  1: VBMEM_B
	2	R/W	VBPRO_SEL	BUCKPRO voltage is selected from (ramping):  0: VBPRO_A  1: VBPRO_B
	1	R/W	VBCORE2_SEL	BUCKCORE2 voltage is selected from (ramping): 0: VBCORE2_A 1: VBCORE2_B
	0	R/W	VBCORE1_SEL	BUCKCORE1 voltage is selected from (ramping):  0: VBCORE1_A  1: VBCORE1_B

## Table 108: DVC\_2

Register Address	Bit	Туре	Label	Description
0x33 DVC 2	7	R/W	VLDO4_SEL	LDO4 voltage is selected from (ramping):  0: VLDO4_A  1: VLDO4_B
	6:1	R/W	Reserved	
2.0_2	0	R/W	VBIO_SEL	BUCKIO voltage is selected from (ramping):  0: VBIO_A  1: VBIO_B

### A.2.4 GPADC

## Table 109: ADC\_MAN

Register Address	Bit	Туре	Label	Description
	7:6	R/W	Reserved	
0x34 ADC_MAN	5	R/W	ADC_MODE	0: Measurement sequence interval 10 ms (economy mode) 1: Measurement sequence interval 1 ms
	4	R/W	ADC_MAN	Perform manual conversion. Bit is reset to 0 when conversion is complete.



Register Address	Bit	Туре	Label	Description
	3:0	R/W	ADC_MUX	Manual measurement selects:  0000: VSYS port 0001: ADCIN1 0010: ADCIN2 0011: ADCIN3 0100: internal T-Sense 0101: V <sub>BBAT</sub> -voltage 0110: reserved 0111: reserved 1000: Group 1 regulators voltage 1001: Group 2 regulators voltage 1010: Group 3 regulators voltage > 1010: reserved

## Table 110: ADC\_CONT

Register Address	Bit	Туре	Label	Description
	7	R/W	COMP1V2_EN	0: Disable 1.2 V comparator at ADCIN2 1: Enable 1.2 V comparator
	6	R/W	AD3_ISRC_EN	0: Disable ADCIN3 current source 1: Enable ADCIN3 current source
	5	R/W	AD2_ISRC_EN	0: Disable ADCIN2 current source 1: Enable ADCIN2 current source
	4	R/W	AD1_ISRC_EN	0: Disable ADCIN1 current source 1: Enable ADCIN1 current source
0x35 ADC_CONT	3	R/W	AUTO_AD3_EN	O: ADCIN3 auto-measurements disabled     1: ADCIN3 auto-measurements enabled
	2	R/W	AUTO_AD2_EN	0: ADCIN2 auto-measurements disabled 1: ADCIN2 auto-measurements enabled
	1	R/W	AUTO_AD1_EN	0: ADCIN1 auto-measurements disabled 1: ADCIN1 auto-measurements enabled
	0	R/W	AUTO_VSYS_EN	0: VSYS auto-measurements disabled when charger/vibration motor driver is off 1: VSYS auto-measurements enabled

### Table 111: VSYS\_MON

Register Address	Bit	Туре	Label	Description
0x36 VSYS_MON	7:0	R/W	VSYS_MON	VSYS_MON threshold setting (8-bit). 00000000 corresponds to 2.5 V 11111111 corresponds to 5.5 V

#### A.2.5 ADC Results

### Table 112: ADC\_RES\_L

Register Address	Bit	Туре	Label	Description
0x37	7:6	R	ADC_RES_LSB	10-bit manual conversion result (2 LSBs)
ADC_RES_L	5:0	R	Reserved	

## Table 113: ADC\_RES\_H

Register Address	Bit	Туре	Label	Description
0x38 ADC_RES_H	7:0	R	ADC_RES_MSB	10-bit manual conversion result (8 MSBs)

#### Table 114: VSYS\_RES

Register Address	Bit	Туре	Label	Description
0x39 VSYS_RES	7:0	R	VSYS_RES	0x00 – 0xFF: Auto VSYS conversion result (A0) 0x00 corresponds to 2.5 V 0xFF corresponds to 5.5 V

## Table 115: ADCIN1\_RES

Register Address	Bit	Туре	Label	Description
0x3A ADCIN1_RES	7:0	R	ADCIN1_RES	0x00 – 0xFF: Auto ADC ADCIN1 conversion result

#### Table 116: ADCIN2\_RES

Register Address	Bit	Туре	Label	Description
0x3B ADCIN2_RES	7:0	R	ADCIN2_RES	0x00 – 0xFF: Auto ADC ADCIN2 conversion result

### Table 117: ADCIN3\_RES

Register Address	Bit	Туре	Label	Description
0x3C ADCIN3_RES	7:0	R	ADCIN3_RES	0x00 – 0xFF: Auto ADC ADCIN3 conversion result

#### Table 118: MON\_A8\_RES

Register Address	Bit	Туре	Label	Description
0x3D MON_A8_RES	7:0	R	MON_A8_RES	0x00 – 0xFF: Regulator output voltage monitor 1 (A8) conversion result 0x00 corresponds to 0.0 V 0xFF corresponds to 5.0 V

#### Table 119: MON\_A9\_RES

Register Address	Bit	Туре	Label	Description
0x3E MON_A9_RES	7:0	R	MON_A9_RES	0x00 – 0xFF: Regulator output voltage monitor 2 (A9) conversion result 0x00 corresponds to 0.0 V 0xFF corresponds to 5.0 V

#### Table 120: MON\_A10\_RES

Register Address	Bit	Туре	Label	Description
0x3F MON_A10_RES	7:0	R	MON_A10_RES	0x00 – 0xFF: Regulator output voltage monitor 3 (A10) conversion result 0x00 corresponds to 0.0 V 0xFF corresponds to 5.0 V



#### A.2.6 RTC Calendar and Alarm

Table 121: COUNT\_S

Register Address	Bit	Туре	Label	Description
0x40	7	R	RTC_READ	Asserted when below registers have been transferred from RTC logic into host readable registers (for example, after leaving POR)
	6	R	Reserved	
COUNT_S	5:0	R/W	COUNT_SEC	0x00 – 0x3B: RTC seconds read-out. A read of this register latches the current RTC calendar count into the registers COUNT_S to COUNT_Y coherent for approx 0.5 s).

#### Table 122: COUNT\_MI

Register Address	Bit	Туре	Label	Description
0x41	7:6	R	Reserved	
COUNT_MI	5:0	R/W	COUNT_MIN	0x00 – 0x3B: RTC minutes read-out

#### Table 123: COUNT\_H

Register Address	Bit	Туре	Label	Description
0x42	7:5	R	Reserved	
COUNT_H	4:0	R/W	COUNT_HOUR	0x00 – 0x17: RTC hours read-out

### Table 124: COUNT\_D

Register Address	Bit	Туре	Label	Description
0x43	7:5	R	Reserved	
COUNT_D	4:0	R/W	COUNT_DAY	0x01 – 0x1F: RTC days read-out

#### Table 125: COUNT\_MO

Register Address	Bit	Туре	Label	Description
0x44	7:4	R	Reserved	
COUNT_MO	3:0	R/W	COUNT_MONTH	0x01 – 0x0C: RTC months read-out

### Table 126: COUNT\_Y

Register Address	Bit	Туре	Label	Description
	7	R	Reserved	
	6	R/W	MONITOR	Read-out 0 indicates that the power was lost. Read-out of 1 indicates that the clock is OK
0x45 COUNT_Y				Set to 1 when setting time to arm RTC monitor function. Cannot be cleared via register write.
	5:0	R/W	COUNT_YEAR	0x00 – 0x3F: RTC years read-out (0 corresponds to year 2000). A write to this register latches the registers COUNT_S to COUNT_Y into the current RTC calendar counters.

## Table 127: ALARM\_S

Register Address	Bit	Туре	Label	Description
0x46 ALARM_S	7:6	R	ALARM_TYPE	Alarm event caused by: 00: No alarm 01: Tick 10: Timer alarm 11: Both
	5:0	R/W	ALARM_SEC	0x00 – 0x3B: Alarm seconds setting

#### Table 128: ALARM\_MI

Register Address	Bit	Туре	Label	Description
0x47	7:6	R	Reserved	
ALARM_MI	5:0	R/W	ALARM_MIN	0x00 – 0x3B: Alarm minutes setting

## Table 129: ALARM\_H

Register address	Bit	Туре	Label	Description
0x48	7:5	R	Reserved	
ALARM_H	4:0	R/W	ALARM_HOUR	0x00 – 0x17: Alarm hours setting

### Table 130: ALARM\_D

Register Address	Bit	Туре	Label	Description
0x49	7:5	R	Reserved	
ALARM_D	4:0	R/W	ALARM_DAY	0x01 – 0x1F: Alarm days setting

#### Table 131: ALARM\_MO

Register Address	Bit	Туре	Label	Description
	7:6	R	Reserved	
0x4A	5	R/W	TICK_WAKE	Tick alarm wake-up 0: disabled 1: enabled
ALARM_MO	4	R/W	TICK_TYPE	Tick alarm interval is: 0: one second 1: one minute
	3:0	R/W	ALARM_MONTH	0x01 – 0x0C: Alarm months setting

## Table 132: ALARM\_Y

Register Address	Bit	Туре	Label	Description
0x4B	7	R/W	TICK_ON	Tick function is disabled     Periodic tick alarm enabled
	6	R/W	ALARM_ON	O: Alarm function is disabled     Harm enabled
ALARM_Y	5:0	R/W	ALARM_YEAR	0x00 – 0x3F: Alarm years setting (0 corresponds to year 2000). A write to this register latches the registers ALARM_MI to ALARM_Y



## Table 133: SECOND\_A

Register Address	Bit	Туре	Label	Description
0x4C SECOND_A	7:0	R	SECONDS_A	RTC seconds counter A (LSBs). A read of this register latches the current 32-bit counter into the registers SECOND_A to SECOND_D (coherent for approx. 0.5 s).

## Table 134: SECOND\_B

Register Address	Bit	Туре	Label	Description
0x4D SECOND_B	7:0	R	SECONDS_B	RTC seconds counter B

#### Table 135: SECOND\_C

Register Address	Bit	Туре	Label	Description
0x4E SECOND_C	7:0	R	SECONDS_C	RTC seconds counter C

## Table 136: SECOND\_D

Register Address	Bit	Туре	Label	Description
0x4F SECOND_D	7:0	R	SECONDS_D	RTC seconds counter D (MSBs)

#### Table 137: Co-PMIC

Register Address	Bit	Туре	Label	Description
0x50 CoPMIC_S	7:0	R	Reserved	Reserved for Co-PMIC
0x67 CoPMIC_E	7:0	R	Reserved	Reserved for Co-PMIC

#### Table 138: CHG\_Co

Register Address	Bit	Туре	Label	Description
0x68 CHG_Co_S	7:0	R	Reserved	Reserved for companion charger
0x7F CHG_Co_E	7:0	R	Reserved	Reserved for companion charger

## A.3 Register Page 1

#### Table 139: PAGE\_CON

Register Address	Bit	Туре	Label	Description
	7	RW	REVERT	
0x80	6	RW	WRITE_MODE	Saa ragistar 0v00 Tabla F7
PAGE_CON	5:3	RW	Reserved	See register 0x00, Table 57
	2:0	RW	REG_PAGE	





## A.3.1 Power Sequencer

Table 140: SEQ

Register Address	Bit	Туре	Label	Description
0x81	7:4	R/W	NXT_SEQ_START	Start time slot for first sequencing after being modified via register write
SEQ	3:0	R	SEQ_POINTER	Actual pointer position (time slot) of power sequencer

#### Table 141: SEQ\_TIMER

Register Address	Bit	Туре	Label	Description
0x82	7:4	R/W	SEQ_DUMMY	0000: 32 μs 0001: 64 μs 0010: 96 μs 0011: 128 μs 0100: 160 μs 0101: 192 μs 0110: 224 μs 0111: 256 μs 1000: 288 μs 1001: 384 μs 1010: 448 μs 1011: 512 μs 1100: 1.024 ms 1101: 2.048 ms 1111: 8.192 ms
SEQ_TIMER	3:0	R/W	SEQ_TIME	0000: 32 μs 0001: 64 μs 0010: 96 μs 0011: 128 μs 0100: 160 μs 0101: 192 μs 0110: 224 μs 0111: 256 μs 1000: 288 μs 1001: 384 μs 1010: 448 μs 1011: 512 μs 1100: 1.024 ms 1101: 2.048 ms 1111: 8.192 ms

## Table 142: ID\_2\_1

Register Address	Bit	Туре	Label	Description
0x83	7:4	R/W	LDO2_STEP	Power sequencer time slot for LDO2 control
ID_2_1	3:0	R/W	LDO1_STEP	Power sequencer time slot for LDO1 control

#### Table 143: ID\_4\_3

Register Address	Bit	Туре	Label	Description
0x84	7:4	R/W	LDO4_STEP	Power sequencer time slot for LDO4 control
ID_4_3	3:0	R/W	LDO3_STEP	Power sequencer time slot for LDO3 control

## Table 144: ID\_6\_5

Register Address	Bit	Туре	Label	Description
0x85	7:4	R/W	LDO6_STEP	Power sequencer time slot for LDO6 control
ID_6_5	3:0	R/W	LDO5_STEP	Power sequencer time slot for LDO5 control

#### Table 145: ID\_8\_7

Register Address	Bit	Туре	Label	Description
0x86	7:4	R/W	LDO8_STEP	Power sequencer time slot for LDO8 control
ID_8_7	3:0	R/W	LDO7_STEP	Power sequencer time slot for LDO7 control

## Table 146: ID\_10\_9

Register Address	Bit	Туре	Label	Description
0x87	7:4	R/W	LDO10_STEP	Power sequencer time slot for LDO10 control
ID_10_9	3:0	R/W	LDO9_STEP	Power sequencer time slot for LDO9 control

#### Table 147: ID\_12\_11

Register Address	Bit	Туре	Label	Description
0x88 ID_12_11	7:4	R/W	PD_DIS_STEP	Power sequencer time slot for control of blocks to be disabled/paused during POWERDOWN mode
	3:0	R/W	LDO11_STEP	Power sequencer time slot for LDO11 control

## Table 148: ID\_14\_13

Register Address	Bit	Туре	Label	Description
0x89	7:4	R/W	BUCKCORE2_STEP	Power sequencer time slot for control of BUCKCORE2 (disabled in BUCKCORE dual phase mode)
ID_14_13	3:0	R/W	BUCKCORE1_STEP	Power sequencer time slot for control of BUCKCORE1

#### Table 149: ID\_16\_15

Register Address	Bit	Туре	Label	Description
0x8A	7:4	R/W	BUCK_IO_STEP	Power sequencer time slot for control of BUCKPRO
ID_16_15	3:0	R/W	BUCKPRO_STEP	Power sequencer time slot for control of BUCKPRO

#### Table 150: ID\_18\_17

Register Address	Bit	Туре	Label	Description
0x8B	7:4	R/W	BUCKPERI_STEP	Power sequencer time slot for control of BUCKPERI
ID_18_17	3:0	R/W	BUCKMEM_STEP	Power sequencer time slot for control of BUCKMEM



## Table 151: ID\_20\_19

Register Address	Bit	Туре	Label	Description
0x8C	7:4	R/W	PERI_SW_STEP	Power sequencer time slot for control of PERI rail switch
ID_20_19	3:0	R/W	CORE_SW_STEP	Power sequencer time slot for control of CORE rail switch

#### Table 152: ID\_22\_21

Register Address	Bit	Туре	Label	Description
0x8D ID_22_21	7:4	R/W	GP_FALL1_STEP	Power sequencer time slot for falling edge control of GPO2
	3:0	R/W	GP_RISE1_STEP	Power sequencer time slot for rising edge control of GPO2

#### Table 153: ID\_24\_23

Register Address	Bit	Туре	Label	Description
0x8E ID_24_23	7:4	R/W	GP_FALL2_STEP	Power sequencer time slot for falling edge control of GPO7
	3:0	R/W	GP_RISE2_STEP	Power sequencer time slot for rising edge control of GPO7

#### Table 154: ID\_26\_25

Register Address	Bit	Туре	Label	Description
0x8F	7:4	R/W	GP_FALL3_STEP	Power sequencer time slot for falling edge control of GPO8
ID_26_25	3:0	R/W	GP_RISE3_STEP	Power sequencer time slot for rising edge control of GPO8

#### Table 155: ID\_28\_27

Register Address	Bit	Туре	Label	Description
0x90	7:4	R/W	GP_FALL4_STEP	Power sequencer time slot for falling edge control of GPO9
ID_28_27	3:0	R/W	GP_RISE4_STEP	Power sequencer time slot for rising edge control of GPO9

### Table 156: ID\_30\_29

Register Address	Bit	Туре	Label	Description
0x91 ID_30_29 7:4 R/W 3:0 R/W	7:4	R/W	GP_FALL5_STEP	Power sequencer time slot for falling edge control of GPO11
	GP_RISE5_STEP	Power sequencer time slot for rising edge control of GPO11		

## Table 157: ID\_32\_31

Register Address	Bit	Туре	Label	Description
000	7:4	R/W	EN32K_STEP	Power sequencer time slot for enable/disable of 32K output signals
0x92 ID_32_31	3:0	R/W	WAIT_STEP	Power sequencer time slot that gates the progress with state of GPI10 (or used a dedicated delay timer)

#### Table 158: Reserved

Register Address	Bit	Туре	Label	Description
0x93, 0x94	7:0	R/W	Reserved	

## Table 159: SEQ\_A

Register Address	Bit	Туре	Label	Description
0x95	7:4	R/W	POWER_END	OTP pointer to last supply of domain POWER
SEQ_A	3:0	R/W	SYSTEM_END	OTP pointer to last supply of domain SYSTEM

#### Table 160: SEQ\_B

Register Address	Bit	Туре	Label	Description
0,406	7:4	R/W	PART_DOWN	OTP pointer for partial POWERDOWN mode
0x96 SEQ_B	3:0	R/W	MAX_COUNT	OTP pointer to last supply of domain POWER1

#### Table 161: WAIT

Register Address	Bit	Туре	Label	Description
0x97 WAIT	7:6	R/W	WAIT_DIR	00: No wait during power sequencing 01: Wait during power-up sequence 10:: Wait during power-down sequence 11: Wait during power-up and power-down sequence
	5	R/W	TIME_OUT	0: No time limit 1: 500 ms time out for waiting GPIO10 to get active
	4	R/W	WAIT_MODE	Wait for GPIO10 to be active     Timer mode (start timer and wait for expire)



Register Address	Bit	Туре	Label	Description
	3:0	R/W	WAIT_TIME	0000: 0.0 μs 0001: 512 μs 0010: 1.0 ms 0011: 2.0 ms 0100: 4.1 ms 0101: 8.2 ms 0110: 16.4 ms 0111: 32.8 ms 1000: 65.5 ms 1001: 128 ms 1010: 256 ms 1011: 512 ms 1100: 1.0 s 1101: 2.1 s 1110: 4.2 s 1111: 8.4 s

Table 162: EN\_32K

Register Address	Bit	Туре	Label	Description
	7	R/W	EN_32KOUT	0: 32K clock buffer off (OUT_32K)  1: 32K clock buffer enabled (OUT_32K), when powering up with a power sequence including EN32K_STEP the buffer is enabled when reaching EN32K_STEP, in case the power sequence includes PD_DIS_STEP with OUT_32K_PAUSE asserted the buffer enable is delayed until reaching PD_DIS_STEP on the way up Note: with OUT_CLOCK being asserted the buffer enable is delayed until 32 kHz oscillator signal is stable
0x98	6	R/W	RTC_CLOCK	No gating of RTC calendar clock     Clock to RTC counter is gated until     RECOUNTER STATEMENT OF THE
EN_32K	5	R/W	OUT_CLOCK	0: No gating of OUT_32K and clock signals at GP_FB3  1: Clock to buffers is gated until 32 kHzoscillation stabilization timer has expired (indicating stable 32 kHz oscillator signal)
	4	R/W	DELAY_MODE	0: Start stabilization timer when duty cycle of oscillator signal is in between 30% and 70%  1: Start stabilization timer when CRYSTAL is asserted, RTC_EN changed or when leaving DELIVERY/NO-POWER mode with CRYSTAL asserted
	3	R/W	CRYSTAL	0: No 32 kHz crystal connected (bypass via XOUT)     1: 32 kHz crystal connected



Register Address	Bit	Туре	Label	Description
	2:0	R/W	STABILIZATION_TIME	Time to allow crystal oscillator to stabilize: 000: 0.0 s (delay off) 001: 0.52 s 010: 1.0 s 011: 1.5 s 100: 2.1 s 101: 2.6 s 110: 3.1 s 111: 3.6 s

#### Table 163: RESET

Register Address	Bit	Туре	Label	Description
	7:6	R/W	RESET_EVENT	RESET timer started by 00: EXT_WAKEUP 01: SYS_UP 10: PWR_UP 11: leaving PMIC RESET state (do not use in combination with nRES_MODE = 1)
0x99 RESET	5:0	R/W	RESET_TIMER	000000: 0.000 ms 000001: 1.024 ms 000010: 2.048 ms 000011: 3.072 ms 000100: 4.096 ms <b>000101: 5.120 ms</b>  011110: 30.720 ms 011111: 31.744 ms 100000: 32.768 ms 100001: 65.536 ms 100010: 98.304 ms  111101: 983.040 ms 111110: 1015.808 ms 111111: 1048.576 ms

#### **A.3.2** Regulator Settings

#### Table 164: BUCK\_ILIM\_A

Register Address	Bit	Туре	Label	Description
0x9A BUCK_ILIM_A	7:4	R/W	BMEM_ILIM	BUCKMEM current limit (all limits x2 in MERGE mode)  0000:1500 mA  0001:1600 mA  0010:1700 mA  0011:1800 mA  0100:1900 mA  0101:2000 mA  0110:2100 mA  1000:2300 mA  1001:2400 mA  1011:2600 mA  1011:2600 mA  1101:2800 mA  1101:2800 mA  1101:2900 mA

Register Address	Bit	Туре	Label	Description
	3:0	R/W	BIO_ILIM	BUCKIO current limit 0000:1500 mA 0001:1600 mA 0010:1700 mA 0011:1800 mA 0110:1900 mA 0101:2000 mA 0110:2100 mA 0111:2200 mA 1000:2300 mA 1001:2400 mA 1011:2600 mA 1011:2600 mA 1111:2600 mA 1111:2800 mA

#### Table 165: BUCK\_ILIM\_B

Register Address	Bit	Туре	Label	Description
0x9B	7:4	R/W	BPERI_ILIM	BUCKPERI current limit 0000:1500 mA 0001:1600 mA 0010:1700 mA 0011:1800 mA 0010:1900 mA 010:2000 mA 0110:2100 mA 0111:2200 mA 1001:2400 mA 1001:2400 mA 1011:2600 mA 1101:2800 mA 1101:2800 mA 1111:3000 mA
BUCK_ILIM_B	3:0	R/W	BPRO_ILIM	BUCKPRO current limit (all limits x2 in full-current mode) 0000:500 mA 0001:600 mA 0010:700 mA 0011:800 mA 0110:900 mA 0101:1000 mA 0110:1100 mA 0110:1200 mA 1001:1400 mA 1001:1500 mA 1011:1600 mA 1101:1800 mA 1101:1800 mA 1111:2000 mA



Table 166: BUCK\_ILIM\_C

Register Address	Bit	Туре	Label	Description
0x9C	7:4	R/W	BCORE2_ILIM	BUCKCORE2 current limit (all limits x2 in full-current mode) 0000:500 mA 0001:600 mA 0010:700 mA 0011:800 mA 0100:900 mA 0101:1000 mA 0110:1100 mA 0110:1100 mA 1000:1300 mA
				1010:1500 mA 1011:1600 mA 1100:1700 mA 1101:1800 mA 1110:1900 mA 1111:2000 mA
BUCK_ILIM_C	3:0	R/W	BCORE1_ILIM	BUCKCORE1 current limit (all limits x2 in full-current mode) 0000:500 mA 0001:600 mA 0010:700 mA 0011:800 mA 0100:900 mA 0101:1000 mA 0110:1100 mA 0110:1100 mA 1010:1500 mA 1001:1400 mA 1010:1500 mA 1011:1600 mA 1111:1800 mA

#### Table 167: BCORE2\_CONF

Register Address	Bit	Туре	Label	Description
0x9D BCORE2_CONF	7:6	R/W	BCORE2_MODE	00: Sleep/Synchronous mode controlled via voltage A and B registers 01: BUCKCORE2 always operates in Sleep mode 10: BUCKCORE2 always operates in Synchronous mode 11: BUCKCORE2 operates in Automatic mode
	5	R/W	BCORE2_PD_DIS	O: Enable pull-down resistor (automatically disabled in dual-phase mode)  1: No pull-down resistor in disabled mode
	4:3		Reserved	

Register Address	Bit	Туре	Label	Description
				BUCKCORE2 feedback signal is created out of:
	2:0	R/W	BCORE2_FB	xx1: VBUCKCORE2 x1x: CORE_SWS 1xx: PERI_SWS
				Each switch connected to the output of the buck may be selected; setting 0b000 is invalid

#### Table 168: BCORE1\_CONF

Register Address	Bit	Туре	Label	Description
	7:6	R/W	BCORE1_MODE	00: Sleep/Synchronous mode controlled via voltage A and B registers 01: BUCKCORE1 always operates in Sleep mode 10: BUCKCORE1 always operates in Synchronous mode 11: BUCKCORE1 operates in Automatic mode
	5	R/W	BCORE1_PD_DIS	C: Enable pull-down resistor     No pull-down resistor in disabled mode
	4:3		Reserved	
0x9E BCORE1_CONF	2:0	R/W	BCORE1_FB	BUCKCORE feedback signal is created out of:  000:  BCORE_MERGE= 0: VBUCKCORE1  BCORE_MERGE= 1: Differential remote sensing via VBUCKCORE1 —  VBUCKCORE2 and output capacitor voltage sense via port CORE_SWS or GP_FB_2  xx1: VBUCKCORE1  x1x: CORE_SWS  1xx: PERI_SWS  Each switch connected to the output of the buck may be selected; setting 0b000 disables sense voltage mixer for BUCKCORE

#### Table 169: BPRO\_CONF

Register Address	Bit	Туре	Label	Description
0x9F BPRO_CONF	7:6	R/W	BPRO_MODE	00: Sleep/Synchronous mode controlled via voltage A and B registers 10: BUCKPRO always operates in Sleep mode 10: BUCKPRO always operates in Synchronous 11: BUCKPRO operates in Automatic mode
	5	R/W	BPRO_PD_DIS	C: Enable pull-down resistor     No pull-down resistor in disabled mode



Register Address	Bit	Туре	Label	Description
	4	R/W	BPRO_VTT_EN	0: Buck voltage mode 1: VTT mode, buck target voltage tracks 50% of VDDQ sense port (requires BPRO_VTTR_EN to be asserted as well)
	3	R/W	BPRO_VTTR_EN	0: VTTR port is assigned to E_CMP1V2, port VDDQ provides status of E_GPI2 1: VTTR port provides 50% of VDDQ voltage
	2:0	R/W	BPRO_FB	BUCKPRO feedback signal is created out of:  xx1: VBUCKPRO x1x: CORE_SWS 1xx: PERI_SWS Each switch connected to the output of the buck may be selected; setting 0b000 is invalid

#### Table 170: BIO\_CONF

Register Address	Bit	Туре	Label	Description
7	7:6	R/W	BIO_MODE	00: Sleep/Synchronous mode controlled via voltage A and B registers 10: BUCKIO always operates in Sleep mode 10: BUCKIO always operates in Synchronous 11: BUCKIO operates in Automatic mode
0xA0	5	R/W	BIO_PD_DIS	Control
BIO_CONF	4:3		Reserved	
	2:0	R/W	BIO_FB	BUCKIO feedback signal is created out of: xx1: VBUCKBIO x1x: CORE_SWS 1xx: PERI_SWS Each switch connected to the output of the buck may be selected; setting 0b000 is invalid

#### Table 171: BMEM\_CONF

Register Address	Bit	Туре	Label	Description
0xA1 BMEM_CONF	7:6 RA	R/W	BMEM_ MODE	00: Sleep/Synchronous mode controlled via voltage A and B registers 01: BUCKMEM always operates in Sleep mode 10: BUCKMEM always operates in Synchronous mode 11: BUCKMEM operates in Automatic mode
5	5	R/W	BMEM_PD_DIS	O: Enable pull-down resistor     1: No pull-down resistor in disabled mode
	4:3		Reserved	



Register Address	Bit	Туре	Label	Description
	2:0	R/W	BMEM_FB	BUCKMEM feedback signal is created out of:  xx1: VBUCKMEM x1x: CORE_SWS 1xx: PERI_SWS Each switch connected to the output of the buck may be selected; setting 0b000 is invalid

#### Table 172: BPERI\_CONF

Register Address	Bit	Туре	Label	Description
	7:6	R/W	BPERI_ MODE	00: Sleep/Synchronous mode controlled via voltage A and B registers 01: BUCKPERI always operates in Sleep mode 10: BUCKPERI always operates in Synchronous mode 11: BUCKPERI operates in Automatic mode
	5	R/W	BPERI_PD_DIS	C: Enable pull-down resistor     No pull-down resistor in disabled mode
BPERI_CONF	4:3		Reserved	
	2:0	R/W	BPERI_FB	BUCKPERI feedback signal is created out of: xx1: VBUCKPERI x1x: CORE_SWS 1xx: PERI_SWS Each switch connected to the output of the buck may be selected; setting 0b0000 is invalid

#### Table 173: VBCORE2\_A

Register Address	Bit	Туре	Label	Description
	7	R/W	BCORE2_SL_A	0: Configures BUCKCORE2 to Synchronous mode, when selecting A voltage settings 1: Configures BUCKCORE2 to Sleep mode, when selecting A voltage settings
0xA3 VBCORE2_A	6:0	R/W	VBCORE2_A	0000000: 0.30 V 0000001: 0.31 V 0000010: 0.32 V 0000011: 0.33 V 0000100: 0.34 V 0000101: 0.35 V  0100101: 0.67 V 0100110: 0.68 V 0100111: 0.69 V

Register Address	Bit	Туре	Label	Desc	ription
				0101000: 0.70 V 0101001: 0.71 V	
				 1010000: 1.10 V	
				1110011: 1.45 V 1110100: 1.46 V 1110101: 1.47 V 1110110: 1.48 V 1110111: 1.49 V 1111000: 1.50 V 1111001: 1.51 V 1111011: 1.53 V 1111101: 1.54 V 1111101: 1.55 V 1111110: 1.56 V 1111111: 1.57 V	PWM mode voltage range

#### Table 174: VBCORE1\_A

Register Address	Bit	Туре	Label	Desci	ription
	7	R/W	BCORE1_SL_A	0: Configures BUCKO Synchronous mode, voltage settings 1: Configures BUCKO when selecting A volta	when selecting A  ORE1 to Sleep mode,
0xA4				0000000: 0.30 V 0000001: 0.31 V 0000010: 0.32 V 0000011: 0.33 V 0000100: 0.34 V 0000101: 0.35 V  0100101: 0.67 V 0100110: 0.68 V 0100111: 0.69 V	
VBCORE1_A	6:0	R/W	VBCORE1_A	1010000: 0.76 V 0101001: 0.71 V 1010000: 1.10 V 1110011: 1.45 V 1110100: 1.46 V 1110110: 1.48 V 1110111: 1.49 V 1111000: 1.50 V 1111001: 1.51 V 1111011: 1.52 V 1111101: 1.53 V 1111101: 1.55 V 1111110: 1.56 V 1111111: 1.57 V	PWM mode voltage range



Table 175: VBPRO\_A

Register Address	Bit	Туре	Label	Desci	ription
	7	R/W	BPRO_SL_A	0: Configures BUCKI mode, when selectin 1: Configures BUCKPI when selecting A volta	RO to Sleep mode,
				0000000: 0.53 V 0000001: 0.54 V 0000010: 0.55 V 0000011: 0.56 V 0000100: 0.57 V 0000101: 0.58 V  0010000: 0.69 V	
0xA5 VBPRO_A	6:0	R/W	VBPRO_A	0010001: 0.70 V 0010010: 0.71 V 0010011: 0.72 V 0010100: 0.73 V 0010101: 0.74 V 0010110: 0.75 V 1000011: 1.20 V 1110011: 1.68 V 1110100: 1.69 V	PWM mode voltage
			1110101: 1.70 V 1110110: 1.71 V 1110111: 1.72 V 1111000: 1.73 V 1111001: 1.74 V 1111010: 1.75 V 1111011: 1.76 V 1111100: 1.77 V 1111101: 1.78 V 1111110: 1.79 V 1111111: 1.80 V	range	

#### Table 176: VBMEM\_A

Register Address	Bit	Туре	Label	Description
	7	R/W	BMEM_SL_A	0: Configures BUCKMEM to Synchronous mode, when selecting A voltage settings 1: Configures BUCKMEM to Sleep mode, when selecting A voltage settings
0xA6 VBMEM_A	6:0	R/W	VBMEM_A	0000000: 0.80 V 0000001: 0.82 V 0000010: 0.84 V 0010100: 1.20 V 0111100: 2.00 V 0111101: 2.02 V 0111111: 2.04 V 0111111: 3.34 V



#### Table 177: VBIO\_A

Register Address	Bit	Туре	Label	Description
	7	7 R/W		0: Configures BUCKIO to Synchronous mode, when selecting A voltage settings 1: Configures BUCKIO to Sleep mode, when selecting A voltage settings
0xA7 VBIO_A	6:0	R/W	VBIO_A	0000000: 0.80 V 0000001: 0.82 V 0000010: 0.84 V 0010100: 1.20 V 0111100: 2.00 V 0111101: 2.02 V 0111111: 2.04 V 0111111: 3.34 V

#### Table 178: VBPERI\_A

Register Address	Bit	Туре	Label	Description
	7	R/W	BPERI_SL_A	0: Configures BUCKPERI to Synchronous mode, when selecting A voltage settings 1: Configures BUCKPERI to Sleep mode, when selecting A voltage settings
0xA8 VBPERI_A	6:0	R/W	VBPERI_A	0000000: 0.80 V 0000001: 0.82 V 0000010: 0.84 V  0110010: 1.80 V  0111100: 2.00 V 0111110: 2.02 V 0111111: 2.04 V 0111111: 2.06 V 

#### Table 179: VLDO1\_A

Register Address	Bit	Туре	Label	Description
0xA9 VLDO1_A	7	R/W	LDO1_SL_A	O: Configures LDO to normal mode, when selecting A voltage settings     1: Configures LDO to Sleep mode, when selecting A voltage settings
	6	R/W	Reserved	

Register Address	Bit	Туре	Label	Description
	5:0	R/W	VLDO1_A	000000: 0.60 V 000001: 0.62 V 000010: 0.64 V 000011: 0.66 V 000100: 0.68 V 000101: 0.70 V 000110: 0.72 V 000111: 0.74 V 001000: 0.76 V 001001: 0.78 V 001001: 0.80 V 001101: 0.82 V 001101: 0.82 V 001101: 0.88 V 001111: 0.90 V 010001: 0.94 V 010001: 0.94 V 010011: 0.98 V 010101: 1.09 V 010101: 1.09 V 010101: 1.09 V 01011: 1.10 V 01011: 1.20 V 011010: 1.12 V 011101: 1.14 V 011101: 1.18 V 011110: 1.26 V  111000: 1.72 V 111001: 1.74 V 111001: 1.76 V 111001: 1.76 V 11101: 1.80 V 111101: 1.80 V

#### Table 180: VLDO2\_A

Register Address	Bit	Туре	Label	Description
0xAA VLDO2_A	7	R/W	LDO2_SL_A	O: Configures LDO to normal mode, when selecting A voltage settings     1: Configures LDO to Sleep mode, when selecting A voltage settings
	6	R/W	Reserved	

Register Address	Bit	Туре	Label	Description
	5:0	R/W	VLDO2_A	000000: 0.60 V 000001: 0.62 V 000010: 0.64 V 000011: 0.66 V 000100: 0.68 V 000101: 0.70 V 000110: 0.70 V 000110: 0.72 V 000111: 0.74 V 001000: 0.76 V 001001: 0.80 V 001011: 0.82 V 001101: 0.82 V 001101: 0.88 V 001111: 0.90 V 011001: 0.94 V 010001: 0.94 V 010011: 0.98 V 010101: 1.02 V 010110: 1.04 V 010110: 1.10 V 010110: 1.10 V 011010: 1.12 V 011010: 1.12 V 011011: 1.14 V 011100: 1.16 V 011101: 1.18 V 011110: 1.26 V  111000: 1.72 V 111001: 1.74 V 11101: 1.75 V 111001: 1.76 V 11101: 1.76 V 11101: 1.77 V 11101: 1.78 V 111101: 1.84 V 111111: 1.86 V



Table 181: VLDO3\_A

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO3_SL_A	O: Configures LDO to normal mode, when selecting A voltage settings     1: Configures LDO to Sleep mode, when selecting A voltage settings
0xAB VLDO3_A	6:0	R/W	VLDO3_A	0000000: 0.90 V 0000001: 0.92 V 0000010: 0.94 V 0000011: 0.96 V 0000100: 0.98 V 0000101: 1.00 V 0000110: 1.02 V 0000111: 1.04 V 0001000: 1.06 V 0001001: 1.10 V 0001010: 1.10 V 0001101: 1.12 V 0001101: 1.12 V 0001101: 1.14 V 0001101: 1.18 V 0001111: 1.20 V 0010001: 1.22 V 0010001: 1.24 V 001001: 1.26 V 001001: 1.30 V 001010: 1.30 V 001010: 3.16 V 111001: 3.16 V 111001: 3.24 V 111010: 3.25 V 111010: 3.26 V 111010: 3.32 V 111101: 3.33 V 111101: 3.34 V 111101: 3.36 V 111101: 3.36 V 111101: 3.36 V 111101: 3.40 V 111111: 3.44 V



Table 182: VLDO4\_A

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO4_SL_A	O: Configures LDO to normal mode, when selecting A voltage settings     1: Configures LDO to Sleep mode, when selecting A voltage settings
0xAC VLDO4_A	6:0	R/W	VLDO4_A	0000000: 0.90 V 0000010: 0.92 V 0000011: 0.96 V 0000100: 0.98 V 0000101: 1.00 V 0000111: 1.02 V 0000111: 1.04 V 0001001: 1.08 V 0001001: 1.10 V 0001011: 1.10 V 0001011: 1.12 V 0001101: 1.15 V 0001101: 1.16 V 0001101: 1.18 V 0001101: 1.18 V 0001101: 1.24 V 0010001: 1.24 V 0010011: 1.28 V 0010011: 1.28 V 0010011: 1.30 V 0010101: 1.30 V 0010101: 1.30 V 011010: 3.18 V 1110001: 3.18 V 1110010: 3.22 V 1110101: 3.24 V 1110101: 3.26 V 1110101: 3.26 V 1110101: 3.30 V 1111011: 3.36 V 1111011: 3.36 V 1111011: 3.36 V 1111011: 3.36 V 111101: 3.34 V 111101: 3.34 V 111101: 3.34 V 111101: 3.34 V



Table 183: VLDO5\_A

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO5_SL_A	O: Configures LDO to normal mode, when selecting A voltage settings 1: Configures LDO to Sleep mode, when selecting A voltage settings
	6	R/W	Reserved	
0xAD VLDO5_A	5:0	R/W	VLDO5_A	000000: 0.90 V 00001: 0.90 V 000010: 0.90 V 000011: 0.95 V 000100: 1.00 V 000101: 1.05 V 000110: 1.10 V 000111: 1.15 V 001000: 1.20 V 001001: 1.30 V 001001: 1.35 V 001101: 1.35 V 001101: 1.35 V 001101: 1.35 V 001101: 1.45 V 001101: 1.45 V 001111: 1.55 V 001101: 1.50 V 001111: 1.55 V 010000: 1.60 V 010001: 1.65 V 010010: 1.70 V 010011: 1.75 V 010100: 1.80 V 010101: 1.85 V  100010: 2.50 V 100101: 2.55 V 100100: 2.60 V 100101: 2.70 V 100111: 2.75 V 101100: 2.80 V 101101: 2.90 V 101101: 2.95 V 101100: 3.00 V 101111: 3.15 V 101100: 3.00 V 101111: 3.15 V 110000: 3.25 V 110010: 3.25 V 110010: 3.30 V 110111: 3.35 V 110110: 3.55 V 110100: 3.40 V 110111: 3.55 V 110100: 3.60 V >111000: 3.60 V >111000: 3.60 V

Table 184: VLDO6\_A

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO6_SL_A	O: Configures LDO to normal mode, when selecting A voltage settings     1: Configures LDO to Sleep mode, when selecting A voltage settings
	6	R/W	Reserved	
0xAE VLDO6_A	5:0	R/W	VLDO6_A	000000: 0.90 V 000001: 0.90 V 000010: 0.90 V 000010: 1.095 V 000100: 1.00 V 000101: 1.05 V 000110: 1.10 V 000111: 1.15 V 001000: 1.20 V 001001: 1.30 V 001101: 1.35 V 001100: 1.30 V 001101: 1.35 V 001100: 1.40 V 001101: 1.45 V 001110: 1.55 V 001100: 1.60 V 001111: 1.55 V 010000: 1.60 V 010011: 1.70 V 010011: 1.75 V 010100: 1.80 V 010101: 1.85 V  100010: 2.50 V 100101: 2.55 V 100100: 2.60 V 100101: 2.75 V 100100: 2.80 V 100101: 2.75 V 101000: 2.80 V 101101: 2.90 V 101101: 2.95 V 101100: 3.00 V 101111: 3.15 V 101100: 3.00 V 101111: 3.15 V 110000: 3.25 V 110000: 3.25 V 110010: 3.30 V 110111: 3.35 V 110100: 3.40 V 110111: 3.55 V 110100: 3.60 V >111000: 3.60 V



Table 185: VLDO7\_A

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO7_SL_A	O: Configures LDO to normal mode, when selecting A voltage settings 1: Configures LDO to Sleep mode, when selecting A voltage settings
	6	R/W	Reserved	
0xAF VLDO7_A	5:0	R/W	VLDO7_A	000000: 0.90 V 000001: 0.90 V 000010: 0.90 V 000011: 0.95 V 000100: 1.00 V 000101: 1.05 V 000110: 1.10 V 000111: 1.15 V 000100: 1.20 V 001001: 1.25 V 001001: 1.30 V 001101: 1.35 V 001100: 1.40 V 001101: 1.45 V 001101: 1.55 V 001100: 1.60 V 001111: 1.55 V 010000: 1.60 V 010011: 1.70 V 010011: 1.75 V 010010: 1.80 V 010011: 1.85 V  100010: 2.50 V 100101: 2.55 V 100100: 2.60 V 100101: 2.75 V 100100: 2.80 V 100101: 2.75 V 101100: 2.80 V 101101: 2.90 V 101101: 2.95 V 101100: 3.00 V 101111: 3.15 V 101100: 3.00 V 101111: 3.15 V 110000: 3.20 V 110001: 3.30 V 110101: 3.35 V 110100: 3.40 V 110101: 3.55 V 110100: 3.60 V 111100: 3.60 V



Table 186: VLDO8\_A

0: Configures LDO to normal mode, when selecting A voltage settings 1: Configures LDO to Sleep mode, when
selecting A voltage settings
000000: 0.90 V 000001: 0.90 V 000010: 0.90 V 000011: 0.95 V 000100: 1.00 V 000101: 1.10 V 000111: 1.15 V 001000: 1.20 V 001001: 1.25 V 001010: 1.30 V 001011: 1.35 V 001100: 1.40 V 001101: 1.45 V 001100: 1.40 V 001111: 1.55 V 001000: 1.60 V 001001: 1.70 V 010001: 1.65 V 010001: 1.80 V 010011: 1.75 V 010100: 1.80 V 010101: 2.55 V 100100: 2.60 V 100110: 2.50 V 10110: 3.00 V 10111: 3.55 V 101100: 3.00 V 10111: 3.55 V 101101: 3.55 V 101101: 3.35 V

DASOUS



### Table 187: VLDO9\_A

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO9_SL_A	O: Configures LDO to normal mode, when selecting A voltage settings  1: Configures LDO to Sleep mode, when selecting A voltage settings
	6	R/W	Reserved	
0xB1 VLDO9_A	5:0	R/W	VLDO9_A	000000: not used 000001: 0.95 V 000010: 0.95 V 000011: 0.95 V 000100: 1.00 V 000101: 1.05 V 000110: 1.10 V 000111: 1.15 V 001000: 1.20 V 001001: 1.25 V 001101: 1.35 V 001101: 1.35 V 001101: 1.40 V 001111: 1.55 V 001101: 1.45 V 001110: 1.50 V 001111: 1.55 V 001000: 1.60 V 010001: 1.65 V 010001: 1.70 V 010011: 1.75 V 010101: 1.75 V 010100: 1.80 V 010101: 1.85 V  100010: 2.50 V 100101: 2.55 V 100100: 2.60 V 100111: 2.75 V 100110: 2.75 V 101000: 2.80 V 101011: 2.95 V 101100: 2.90 V 101111: 3.15 V 101101: 3.05 V 101110: 3.00 V 101111: 3.15 V 110000: 3.20 V 110011: 3.35 V 110100: 3.40 V 110111: 3.55 V 110101: 3.55 V 110110: 3.45 V 111000: 3.60 V >>111000: 3.60 V



**Table 188: VLDO10\_A** 

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO10_SL_A	O: Configures LDO to normal mode, when selecting A voltage settings     1: Configures LDO to Sleep mode, when selecting A voltage settings
	6	R/W	Reserved	
0xB2 VLDO10_A	5:0	R/W	VLDO10_A	000000: 0.90 V 000010: 0.90 V 000011: 0.95 V 000100: 1.00 V 000101: 1.05 V 000110: 1.10 V 000111: 1.15 V 001000: 1.20 V 001001: 1.25 V 001010: 1.30 V 001101: 1.35 V 001100: 1.40 V 001111: 1.55 V 001100: 1.45 V 001100: 1.60 V 001111: 1.55 V 001000: 1.60 V 001001: 1.70 V 001011: 1.75 V 010001: 1.85 V 010010: 1.80 V 010101: 1.85 V  100010: 2.50 V 100101: 2.55 V 100100: 2.60 V 100111: 2.75 V 100100: 2.80 V 101101: 2.95 V 101101: 2.95 V 101101: 3.05 V 101111: 3.15 V 101101: 3.05 V 101111: 3.15 V 101101: 3.10 V 101111: 3.15 V 110000: 3.20 V 110011: 3.35 V 110010: 3.30 V 110010: 3.30 V 110011: 3.35 V 110100: 3.30 V
				110101: 3.45 V 110110: 3.50 V 110111: 3.55 V 111000: 3.60 V >111000: 3.60 V

#### SEMICONDUCTOR C

Table 189: VLDO11\_A

Register Address	Bit	Туре	Label	Description
_	7:4	R/W	LDO11_SL_A	0: Configures LDO to normal mode, when selecting A voltage settings 1: Configures LDO to Sleep mode, when selecting A voltage settings
	6	R/W	Reserved	
0xB3 VLDO11_A	5:0	R/W	VLDO11_A	000000: 0.90 V 00001: 0.90 V 000010: 0.90 V 000011: 0.95 V 000100: 1.00 V 000101: 1.05 V 000101: 1.10 V 000111: 1.15 V 001000: 1.20 V 001001: 1.30 V 001101: 1.35 V 001100: 1.40 V 001101: 1.45 V 001101: 1.55 V 001100: 1.40 V 001111: 1.55 V 001101: 1.55 V 001000: 1.60 V 010011: 1.75 V 010000: 1.80 V 010010: 1.75 V 010100: 1.85 V  100010: 2.50 V 100101: 2.55 V 100100: 2.50 V 100111: 2.75 V 100101: 2.85 V 100110: 2.70 V 100111: 2.75 V 101101: 2.85 V 101100: 2.90 V 10111: 3.05 V 101101: 3.05 V 101101: 3.05 V 101111: 3.15 V 110010: 3.20 V 110111: 3.55 V 110010: 3.30 V 110111: 3.35 V 110010: 3.30 V 110111: 3.55 V 110100: 3.40 V 110111: 3.55 V 111000: 3.60 V >111100: 3.60 V



#### Table 190: VBCORE2\_B

Register Address	Bit	Туре	Label	Desci	ription
	7	R/W	BCORE2_SL_B	0: Configures BUCK( Synchronous mode, voltage settings 1: Configures BUCKC when selecting B volta	when selecting B  ORE2 to Sleep mode,
				0000000: 0.30 V 0000001: 0.31 V 0000010: 0.32 V 0000011: 0.33 V 0000100: 0.34 V 0000101: 0.35 V  0100101: 0.67 V 0100110: 0.68 V 0100111: 0.69 V	
0xB4 VBCORE2_B	6:0	R/W	VBCORE2_B	0101000: 0.70 V 0101001: 0.71 V  0111100: 0.90 V  1110011: 1.45 V 1110100: 1.46 V 1110110: 1.48 V 1110111: 1.49 V 1111000: 1.50 V 1111001: 1.51 V 1111011: 1.53 V 1111101: 1.55 V 1111101: 1.55 V 1111101: 1.55 V	PWM mode voltage range



Table 191: VBCORE1\_B

Register Address	Bit	Туре	Label	Desci	ription
	7	R/W	BCORE1_SL_B	0: Configures BUCKC mode, when selecting 1: Configures BUCK mode, when selectin	CORE1 to Sleep
				0000000: 0.30 V 0000001: 0.31 V 0000010: 0.32 V 0000011: 0.33 V 0000100: 0.34 V 0000101: 0.35 V  0100101: 0.67 V 0100110: 0.68 V 0100111: 0.69 V	
0xB5 VBCORE1_B	6:0	R/W	VBCORE1_B	0101000: 0.70 V 0101001: 0.71 V  0111100: 0.90 V	
				1110011: 1.45 V 1110100: 1.46 V 1110101: 1.47 V 1110110: 1.48 V 1110111: 1.49 V 1111000: 1.50 V 1111001: 1.51 V 1111011: 1.52 V 1111011: 1.53 V 1111101: 1.54 V 1111110: 1.55 V 1111111: 1.56 V 1111111: 1.57 V	PWM mode voltage range



#### Table 192: VBPRO\_B

Rit	Type	l ahel	Docor	rintion
-			0: Configures BUCKPI mode, when selecting	RO to Synchronous B voltage settings
,	10,00	BI NO_GE_B	when selecting B vol	
			0000000: 0.53 V 0000001: 0.54 V	
			0000010: 0.55 V	
			0000100: 0.57 V	
			0000101: 0.58 V	
			0010000: 0.69 V	<del>,</del>
			0010001: 0.70 V	
6:0 R/W			0010010. 0.71 V 0010011: 0.72 V	
	R/W		0010100: 0.73 V	
			0010101. 0.74 V 0010110: 0.75 V	
		R/W VBPRO_B	 1000011: 1.20 V	
			1110011: 1.68 V	
				PWM mode voltage range
			1110101: 1.70 V	
			1110111: 1.72 V	
			1111000. 1.73 V 11111001: 1.74 V	
			1111010: 1.75 V	
			1111011: 1.76 V 1111100: 1.77 V	
			1111101: 1.78 V	
	<b>Bit</b> 7	7 R/W	7 R/W BPRO_SL_B	7 R/W BPRO_SL_B 0: Configures BUCKPI mode, when selecting 1: Configures BUCKI when selecting B vol 0000000: 0.53 V 0000001: 0.54 V 0000010: 0.55 V 0000010: 0.56 V 0000101: 0.56 V 0000101: 0.58 V 0010000: 0.69 V 0010010: 0.70 V 0010010: 0.71 V 0010011: 0.72 V 0010100: 0.73 V 0010101: 0.75 V 1110011: 1.68 V 111010: 1.70 V 111011: 1.74 V 1111010: 1.75 V 1111001: 1.75 V 1111011: 1.76 V 111101: 1.77 V



Table 193: VBMEM\_B

Register Address	Bit	Туре	Label	Description
	7	R/W	BMEM_SL_B	O: Configures BUCKMEM to Synchronous mode, when selecting B voltage settings     1: Configures BUCKMEM to Sleep mode, when selecting B voltage settings
0xB7 VBMEM_B	6:0	R/W	VBMEM_B	0000000: 0.80 V 0000001: 0.82 V 0000010: 0.84 V 0010100: 1.20 V 0111100: 2.00 V 01111101: 2.02 V 0111111: 2.04 V 0111111: 3.34 V

#### Table 194: VBIO\_B

Register Address	Bit	Туре	Label	Description
	7	R/W	BIO_SL_B	0: Configures BUCKIO to Synchronous mode, when selecting B voltage settings 1: Configures BUCKIO to Sleep mode, when selecting B voltage settings
0xB8 VBIO_B	6:0	R/W	VBIO_B	0000000: 0.80 V 0000001: 0.82 V 0000010: 0.84 V  0010100: 1.20 V  0111100: 2.00 V 0111110: 2.02 V 0111111: 2.06 V  1111111: 3.34 V

#### Table 195: VBPERI\_B

Register Address	Bit	Туре	Label	Description
	7	R/W	BPERI_SL_B	O: Configures BUCKPERI to Synchronous mode, when selecting A voltage settings     1: Configures BUCKPERI to Sleep mode, when selecting B voltage settings
0xB9 VBPERI_B	6:0	R/W	VBPERI_B	0000000: 0.80 V 0000001: 0.82 V 0000010: 0.84 V 0110010: 1.80 V 0111100: 2.00 V 0111101: 2.02 V 0111111: 2.04 V 0111111: 3.34 V

**System PMIC for Mobile and Automotive Applications** 



#### Table 196: VLDO1\_B

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO1_SL_B	O: Configures LDO to normal mode, when selecting B voltage settings  1: Configures LDO to Sleep mode, when selecting B voltage settings
	6	R/W	Reserved	
0xBA VLDO1_B	5:0	R/W	VLDO1_B	000000: 0.60 V 00001: 0.62 V 000010: 0.64 V 000010: 0.68 V 000100: 0.68 V 000101: 0.70 V 000111: 0.70 V 000111: 0.74 V 001000: 0.76 V 001001: 0.78 V 001010: 0.80 V 001101: 0.80 V 001101: 0.88 V 001101: 0.88 V 001101: 0.88 V 001111: 0.90 V 010000: 0.92 V 010001: 0.94 V 010001: 0.98 V 010101: 1.08 V 010110: 1.08 V 010111: 1.06 V 011010: 1.10 V 010111: 1.10 V 011101: 1.12 V 011101: 1.14 V 011101: 1.15 V 011101: 1.16 V 011101: 1.16 V 011101: 1.17 V 011110: 1.20 V 011110: 1.10 V

**System PMIC for Mobile and Automotive Applications** 



#### Table 197: VLDO2\_B

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO2_SL_B	0: Configures LDO to normal mode, when selecting B voltage settings 1: Configures LDO to Sleep mode, when selecting B voltage settings
	6	R/W	Reserved	
0xBB VLDO2_B	5:0	R/W	VLDO2_B	000000: 0.60 V 000001: 0.62 V 000010: 0.64 V 000010: 0.68 V 000100: 0.68 V 000110: 0.70 V 000111: 0.70 V 000111: 0.74 V 001000: 0.76 V 001001: 0.78 V 001010: 0.80 V 001101: 0.82 V 001101: 0.88 V 001111: 0.98 V 001111: 0.98 V 001101: 0.98 V 001101: 0.98 V 010001: 0.94 V 010001: 0.94 V 010011: 0.98 V 010101: 1.02 V 010101: 1.02 V 010101: 1.04 V 010110: 1.05 V 011101: 1.05 V 011101: 1.10 V 011101: 1.11 V 011101: 1.12 V 011101: 1.14 V 011101: 1.15 V 011101: 1.16 V 011101: 1.17 V 011101: 1.20 V 011111: 1.20 V



Table 198: VLDO3\_B

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO3_SL_B	O: Configures LDO to normal mode, when selecting B voltage settings     1: Configures LDO to Sleep mode, when selecting B voltage settings
0xBC VLDO3_B	6:0	R/W	VLDO3_B	0000000: 0.90 V 0000010: 0.92 V 0000011: 0.96 V 0000100: 0.98 V 0000101: 1.00 V 0000110: 1.02 V 0000111: 1.04 V 0001000: 1.06 V 0001001: 1.08 V 0001010: 1.10 V 0001011: 1.10 V 0001010: 1.14 V 0001101: 1.18 V 0001111: 1.20 V 0001111: 1.20 V 0010001: 1.22 V 0010001: 1.24 V 001001: 1.26 V 001001: 1.28 V 001001: 1.30 V 001010: 1.30 V 001010: 3.16 V 111000: 3.14 V 111001: 3.20 V 111010: 3.22 V 111010: 3.24 V 111010: 3.32 V 111010: 3.33 V 111101: 3.34 V 111101: 3.36 V 111101: 3.36 V 111101: 3.36 V 111101: 3.40 V 111111: 3.44 V



Table 199: VLDO4\_B

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO4_SL_B	O: Configures LDO to normal mode, when selecting B voltage settings     1: Configures LDO to Sleep mode, when selecting B voltage settings
0xBD VLDO4_B	6:0	R/W	VLDO4_B	0000000: 0.90 V 0000010: 0.92 V 0000011: 0.96 V 0000100: 0.98 V 0000101: 1.00 V 0000111: 1.02 V 0000111: 1.04 V 0001001: 1.08 V 0001001: 1.10 V 0001001: 1.10 V 0001011: 1.12 V 0001101: 1.15 V 0001101: 1.16 V 0001101: 1.16 V 0001101: 1.18 V 0001101: 1.24 V 0010001: 1.24 V 0010011: 1.28 V 0010011: 1.28 V 0010011: 1.30 V 0010101: 1.30 V 0010101: 1.30 V 0110101: 3.16 V 1110001: 3.18 V 1110011: 3.24 V 1110101: 3.24 V 1110101: 3.24 V 1110101: 3.34 V 1111011: 3.36 V 1111011: 3.36 V 1111011: 3.36 V 1111011: 3.36 V 1111101: 3.40 V 1111101: 3.42 V 1111111: 3.44 V



Table 200: VLDO5\_B

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO5_SL_B	0: Configures LDO to normal mode, when selecting B voltage settings 1: Configures LDO to Sleep mode, when selecting B voltage settings
	6	R/W	Reserved	
0xBE VLDO5_B	5:0	R/W	VLDO5_B	000000: 0.90 V 00001: 0.90 V 000010: 0.90 V 000011: 0.95 V 000100: 1.00 V 000101: 1.10 V 000110: 1.10 V 000111: 1.15 V 001000: 1.20 V 001001: 1.25 V 001101: 1.35 V 001101: 1.35 V 001101: 1.45 V 001101: 1.45 V 001101: 1.50 V 001111: 1.55 V 001000: 1.60 V 010001: 1.65 V 010001: 1.75 V 010010: 1.75 V 010101: 1.85 V  100010: 2.50 V 100101: 2.55 V 100100: 2.60 V 100111: 2.55 V 100100: 2.60 V 100111: 2.75 V 101000: 2.80 V 100111: 2.75 V 101001: 2.85 V 101100: 2.90 V 101111: 3.55 V 101100: 3.00 V 101111: 3.15 V 110001: 3.05 V 101101: 3.25 V 110010: 3.30 V 110011: 3.35 V 110010: 3.40 V 110111: 3.55 V 111000: 3.60 V >111000: 3.60 V >111000: 3.60 V



Table 201: VLDO6\_B

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO6_SL_B	O: Configures LDO to normal mode, when selecting B voltage settings     1: Configures LDO to Sleep mode, when selecting B voltage settings
	6	R/W	Reserved	
0xBF VLDO6_B	5:0	R/W	VLDO6_B	000000: 0.90 V 000001: 0.90 V 000010: 0.90 V 000011: 0.95 V 000100: 1.00 V 000101: 1.05 V 000110: 1.10 V 000111: 1.15 V 001000: 1.20 V 001001: 1.25 V 001010: 1.30 V 001101: 1.35 V 001101: 1.45 V 001101: 1.45 V 001110: 1.50 V 001111: 1.55 V 010000: 1.60 V 010010: 1.70 V 010011: 1.75 V 010010: 1.80 V 010101: 1.85 V 100010: 2.50 V 100011: 2.55 V
				100100: 2.60 V 100101: 2.65 V 100110: 2.70 V 100111: 2.75 V 101000: 2.80 V 101001: 2.85 V 101010: 2.90 V 101100: 3.00 V 101101: 3.05 V 101111: 3.15 V 110000: 3.20 V 110010: 3.30 V 110011: 3.35 V 110010: 3.35 V 110010: 3.35 V 110010: 3.35 V 110010: 3.35 V 110110: 3.45 V 110100: 3.40 V 110111: 3.55 V 110100: 3.60 V >111000: 3.60 V



Table 202: VLDO7\_B

Register Address	Bit	Туре	Label	Description
-	7	R/W	LDO7_SL_B	0: Configures LDO to normal mode, when selecting B voltage settings 1: Configures LDO to Sleep mode, when selecting B voltage settings
	6	R/W	Reserved	
0xC0 VLDO7_B	5:0	R/W	VLDO7_B	000000: 0.90 V 000001: 0.90 V 000010: 0.90 V 000011: 0.95 V 000100: 1.00 V 000101: 1.05 V 000110: 1.10 V 000111: 1.15 V 001000: 1.20 V 001001: 1.25 V 001100: 1.30 V 001101: 1.35 V 001100: 1.40 V 001101: 1.45 V 001101: 1.55 V 001101: 1.55 V 001010: 1.65 V 010000: 1.60 V 010001: 1.65 V 010010: 1.70 V 010101: 1.75 V 010101: 1.85 V  100010: 2.50 V 100101: 2.55 V 100100: 2.60 V 100110: 2.70 V 100111: 2.75 V 101000: 2.80 V 101101: 2.90 V 101101: 3.05 V 101101: 3.05 V 101101: 3.05 V 101101: 3.05 V 101101: 3.35 V 110001: 3.25 V 110010: 3.30 V 110111: 3.35 V 110101: 3.45 V 110101: 3.45 V 111000: 3.60 V >111000: 3.60 V >111000: 3.60 V



Table 203: VLDO8\_B

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO8_SL_B	0: Configures LDO to normal mode, when selecting B voltage settings 1: Configures LDO to Sleep mode, when selecting B voltage settings
	6	R/W	Reserved	
0xC1 VLDO8_B	5:0	R/W	VLDO8_B	000000: 0.90 V 00001: 0.90 V 000010: 0.90 V 000011: 0.95 V 000100: 1.00 V 000101: 1.05 V 000101: 1.15 V 000101: 1.15 V 001001: 1.25 V 001001: 1.30 V 001101: 1.35 V 001101: 1.35 V 001101: 1.45 V 001101: 1.45 V 001101: 1.55 V 001101: 1.55 V 001101: 1.55 V 001101: 1.55 V 010000: 1.60 V 010011: 1.75 V 010010: 1.85 V 010100: 1.80 V 010101: 1.85 V  100010: 2.50 V 100101: 2.55 V 100100: 2.60 V 100111: 2.75 V 100100: 2.80 V 100111: 2.75 V 101100: 2.80 V 10111: 2.95 V 101100: 2.90 V 10111: 3.15 V 101101: 3.95 V 101101: 3.50 V 101111: 3.55 V 110100: 3.20 V 110111: 3.35 V 110100: 3.30 V 110111: 3.35 V 110100: 3.30 V 110111: 3.55 V 110100: 3.40 V 110111: 3.55 V 110110: 3.50 V 110111: 3.55 V 111000: 3.60 V >1111000: 3.60 V



Table 204: VLDO9\_B

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO9_SL_B	O: Configures LDO to normal mode, when selecting B voltage settings 1: Configures LDO to Sleep mode, when selecting B voltage settings
	6	R/W	Reserved	
0xC2 VLDO9_B	5:0	R/W	VLDO9_B	000000: 0.95 V 00001: 0.95 V 000010: 0.95 V 000011: 0.95 V 00010: 1.00 V 00010: 1.00 V 000111: 1.10 V 000111: 1.15 V 001000: 1.20 V 001001: 1.30 V 00110: 1.30 V 00110: 1.35 V 001101: 1.45 V 001101: 1.45 V 001101: 1.45 V 001110: 1.55 V 010000: 1.60 V 010111: 1.55 V 010000: 1.60 V 010011: 1.75 V 010010: 1.80 V 010010: 1.85 V  100010: 2.50 V 100101: 2.55 V 100100: 2.60 V 100101: 2.75 V 100100: 2.80 V 100111: 2.75 V 101100: 2.80 V 10111: 2.95 V 101100: 2.90 V 10111: 3.15 V 101100: 3.00 V 101111: 3.15 V 110100: 3.20 V 110101: 3.25 V 110010: 3.30 V 110111: 3.35 V 110100: 3.40 V 110111: 3.55 V 110100: 3.50 V 110111: 3.55 V 110100: 3.60 V >1111000: 3.60 V >1111000: 3.60 V



Table 205: VLDO10\_B

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO10_SL_B	0: Configures LDO to normal mode, when selecting B voltage settings 1: Configures LDO to Sleep mode, when selecting B voltage settings
	6	R/W	Reserved	
0xC3 VLDO10_B	5:0	R/W	VLDO10_B	000000: 0.90 V 000010: 0.90 V 000011: 0.95 V 000100: 1.00 V 000101: 1.05 V 000110: 1.10 V 000111: 1.15 V 001001: 1.25 V 001101: 1.35 V 001101: 1.35 V 001101: 1.40 V 001101: 1.45 V 001101: 1.55 V 001101: 1.50 V 001111: 1.55 V 001000: 1.60 V 010001: 1.65 V 010001: 1.75 V 010010: 1.70 V 010011: 1.75 V 010101: 1.85 V  100010: 2.50 V 100101: 2.55 V 100100: 2.60 V 100101: 2.75 V 100101: 2.75 V 100100: 2.80 V 100111: 2.75 V 101001: 2.90 V 101011: 2.95 V 101100: 3.00 V 101111: 3.15 V 11000: 3.20 V 110110: 3.30 V 110111: 3.35 V 11000: 3.40 V 11011: 3.55 V 110101: 3.55 V 110101: 3.45 V 11011: 3.55 V 111000: 3.60 V >>111000: 3.60 V

Table 206: VLDO11\_B

Register Address	Bit	Туре	Label	Description
	7:4	R/W	LDO1_SL_B	0: Configures LDO to normal mode, when selecting B voltage settings 1: Configures LDO to Sleep mode, when selecting B voltage settings
	6	R/W	Reserved	
0xC4 VLDO11_B	5:0	R/W	VLDO11_B	000000: 0.90 V 000010: 0.90 V 000011: 0.95 V 000100: 1.00 V 000101: 1.05 V 000110: 1.10 V 000111: 1.15 V 001001: 1.30 V 001101: 1.35 V 001101: 1.35 V 001101: 1.45 V 001101: 1.45 V 001101: 1.55 V 001101: 1.55 V 001101: 1.55 V 001101: 1.55 V 001000: 1.60 V 001111: 1.55 V 010000: 1.60 V 010011: 1.75 V 010010: 1.70 V 010010: 1.80 V 010010: 1.85 V  100010: 2.50 V 100101: 2.55 V 100100: 2.60 V 100111: 2.75 V 100100: 2.80 V 100111: 2.95 V 101100: 2.90 V 10111: 2.95 V 101100: 3.00 V 10111: 3.15 V 110000: 3.20 V 110111: 3.15 V 110010: 3.25 V 110010: 3.25 V 110010: 3.30 V 110111: 3.55 V 110100: 3.40 V 110111: 3.55 V 111000: 3.60 V >111000: 3.60 V



## A.3.3 Backup Battery Charger

Table 207: BBAT\_CONT

Register Address	Bit	Туре	Label	Description
0xC5 BBAT_CONT	7:4	R/W	BCHG_ISET	0000: disabled 0001: 100 μA 0010: 200 μA 0011: 300 μA 0100: 400 μA 0101: 500 μA 0110: 600 μA 0111: 700 μA 1000: 800 μA 1001: 900 μA 1011: 2 mA 1101: 4 mA 1110: 5 mA 1111: 6 mA
	3:0	R/W	BCHG_VSET	0000: disabled 0001: 1.1 V 0010: 1.2 V 0011: 1.4 V 0100: 1.6 V 0101: 1.8 V 0110: 2.0 V 0111: 2.2 V 1000: 2.4 V 1001: 2.5 V 1010: 2.6 V 1011: 2.7 V 1100: 2.8 V 1101: 2.9 V 1110: 3.0 V 1111: 3.1 V



## A.3.4 High Power GPO PWM

## Table 208: GPO11\_LED

Register Address	Bit	Туре	Label	Description
	7	R/W	GPO11_DIM	O: PWM ratio changes instantly     1: GPO ramps between changes in PWM ratio with 32 ms per step
				GPO11 LED on-time (low level at GPIO 11, period 21 kHz = 95 cycles of 0.5 µs)
0xC6 GPO11_LED	6:0	R/W	GPO11_PWM	0000000: off 0000001: 1% 0000010: 2% (1 μs bursts) 0000011: 3% 0000100: 4% 0000101: 5% 0000110: 6% 0000111: 7% 0001000: 8% 0001001: 9% 000101: 10% 000101: 11% 0001101: 12% 0001101: 13% 0001110: 14% 0001111: 15% 0010000: 16% 1011111: 100%

## Table 209: GPO14\_LED

Register Address	Bit	Туре	Label	Description
	7	R/W	GPO14_DIM	PWM ratio changes instantly     GPO ramps between changes in PWM ratio with 32 ms per step
0xC7 GPO14_LED	6:0	R/W	GPO14_PWM	GPO14 LED on-time (low level at GPIO 14, period 21 kHz = 95 cycles of 0.5 μs)  0000000: off 0000001: 1% 0000010: 2% (1 μs bursts) 0000110: 3% 0000101: 5% 0000110: 6% 0000111: 7% 0001000: 8% 0001001: 9% 0001011: 11% 0001101: 11% 0001101: 13% 0001111: 15% 0001111: 15% 001100: 12% 0001111: 15% 0011111: 15% 0010000: 16% 1011111: 100%



## Table 210: GPO15\_LED

Register Address	Bit	Туре	Label	Description
	7	R/W	GPO15_DIM	O: PWM ratio changes instantly     1: GPO ramps between changes in PWM ratio with 32 ms per step
0xC8 GPO15_LED	6:0	R/W	GPO15_PWM	GPO15 LED on-time (low level at GPIO 15, period 21 kHz = 95 cycles of 0.5 μs)  0000000: off 0000001: 1% 0000010: 2% (1 μs bursts) 0000100: 4% 0000101: 5% 0000110: 6% 0000111: 7% 0001000: 8% 0001001: 9% 000101: 11% 0001101: 12% 0001101: 13% 0001111: 15% 0001111: 15% 01101111: 100% >1011111: 100%



### A.3.5 **GPADC Thresholds**

Table 211: ADC\_CFG

Register Address	Bit	Туре	Label	Description
	7	R/W	ADCIN3_DEB	0: ADCIN3: debouncing off 1: ADCIN3: debouncing on
	6	R/W	ADCIN2_DEB	0: ADCIN2: debouncing off 1: ADCIN2: debouncing on
	5	R/W	ADCIN1_DEB	0: ADCIN1: debouncing off 1: ADCIN1: debouncing on
0xC9 ADC_CFG	4	R/W	ADCIN3_CUR	ADCIN3 current source: <b>0: 10 μA</b> 1: 40 μA
	3:2	R/W	ADCIN2_CUR	ADCIN2 current source: 00: 1 μA 01: 2.5 μA 10: 10 μA 11: 40 μA
	1:0	R/W	ADCIN1_CUR	ADCIN1 current source: 00: 1 μA 01: 2.5 μA 10: 10 μA 11: 40 μA

## Table 212: AUTO1\_HIGH

Register Address	Bit	Туре	Label	Description
0xCA AUTO1_HIGH	7:0	R/W	AUTO1_HIGH	00000000 – 111111111: ADCIN1 high level threshold

#### Table 213: AUTO1\_LOW

Register Address	Bit	Туре	Label	Description
0xCB AUTO1_LOW	7:0	R/W	AUTO1_LOW	00000000 – 111111111: ADCIN1 low level threshold

### Table 214: AUTO2\_HIGH

Register Address	Bit	Туре	Label	Description
0xCC AUTO2_HIGH	7:0	R/W	AUTO2_HIGH	00000000 - 111111111: ADCIN2 high level threshold

### Table 215: AUTO2\_LOW

Register Address	Bit	Туре	Label	Description
0xCD AUTO2_LOW	7:0	R/W	AUTO2_LOW	00000000 – 111111111: ADCIN2 low level threshold

### Table 216: AUTO3\_HIGH

Register Address	Bit	Type	Label	Description
0xCE AUTO3_HIGH	7:0	R/W	AUTO3_HIGH	00000000 – 111111111: ADCIN3 high level threshold



## Table 217: AUTO3\_LOW

Register Address	Bit	Туре	Label	Description
0xCF AUTO3_LOW	7:0	R/W	AUTO3_LOW	00000000 – 11111111: ADCIN3 low level threshold

## Table 218: Copmic\_S to Copmic\_E

Register Address	Bit	Туре	Label	Description
0xD0 CoPMIC_S	7:0	R	Reserved	Reserved for Co-PMIC
0xDF CoPMIC_E	7:0	R	Reserved	Reserved for Co-PMIC

## Table 219: CHG\_Co\_S to CHG\_Co\_E

Register Address	Bit	Туре	Label	Description
0xE0 CHG_Co_S	7:0	R	Reserved	Reserved for companion charger
0xFF CHG_Co_E	7:0	R	Reserved	Reserved for companion charger



© 2019 Dialog Semiconductor

# **System PMIC for Mobile and Automotive Applications**

## A.4 Register Page 2

Table 220: PAGE\_CON

Register Address	Bit	Туре	Label	Description
	7	RW	REVERT	
0x100	0x100 6	RW	WRITE_MODE	Con register 0v00. Table 57
PAGE_CON	5:3	RW	Reserved	See register 0x00, Table 57
	2:0	RW	REG_PAGE	

## A.4.1 OTP

### Table 221: OTP\_CONT

Register Address	Bit	Туре	Label	Description
	7	R	GP_WRITE_DIS	O: Enables write access to GP_ID registers  1: GP_ID_0to GP_ID_9 registers are 'read only'
	6	R	OTP_CONF_LOCK	0: Registers 0x0A to 0x36 and 0x82 to 0xCF are not locked for OTP programming (only for evaluation samples)  1: OTP registers 0x0A to 0x36 and 0x82 to 0xCF are locked in OTP (set for all mass production parts, no further fusing possible)
	5	R	OTP_APPS_LOCK	0: Registers 0x104 to 0x117are not locked for OTP programming (only for evaluation samples) 1: OTP registers 0x104 to 0x117 are locked in OTP (set for all mass production parts, no further fusing possible)
0x101 OTP_CONT	4	R	OTP_GP_LOCK	0: Registers 0x120 to 0x134 are not locked for OTP programming 1: Registers 0x120 to 0x134 are locked in OTP (no further fusing possible if once fused with 1)
	3	R/W	PC_DONE	Asserted from Power Commander SW after emulated OTP read has finished (control shared with Co-PMIC), automatically cleared when leaving emulated OTP read
	2	R/W	OTP_APPS_RD	Reads on assertion application specific registers (0x104 to 0x117 and OTP_APPS_LOCK) from OTP
	1	R/W	OTP_GP_RD	Reads on assertion device specific registers 0x120 to 0x134 (plus GP_WRITE_DIS and OTP_GP_LOCK) from OTP
	0	R/W	OTP_TIM	OTP read timing  0: normal read  1: marginal read (for OTP fuse verification)





## Table 222: OTP\_ADDR

Register Address	Bit	Туре	Label	Description
0x102 OTP_ADDR	7:0	R/W	OTP_ADDR	OTP Array address (shared with Companion ICs)

### Table 223: OTP\_DATA

Register Address	Bit	Туре	Label	Description
0x103 OTP_DATA	7:0	R/W	OTP_DATA	OTP read/write data (shared with Companion ICs) OTP_DATA written to OTP_ADDR selects the IC and accepts unlock sequence (1 + 3 bytes)

## A.4.2 Customer Trim and Configuration

## Table 224: T\_OFFSET

Register Address	Bit	Туре	Label	Description
0x104 T_OFFSET	7:0	R	T_OFFSET	10000000 – 01111111: signed two's complement calibration offset for junction temperature measurement (loaded from the OTP memory, must be programmed during production)

#### **Table 225: INTERFACE**

Register Address	Bit	Type Note 1	Label	Description
0x105 INTERFACE	7:4	R	IF_BASE_ADDR	4 MSB of 2-WIRE control interfaces base address  XXXX0000  10110000 = 0xB0 write address of PM 2-WIRE interface (page 0 and 1)  10110001 = 0xB1 read address of PM 2-WIRE interface (page 0 and 1)  10110010 = 0xB2 write address of PM-2-WIRE interface (page 2 and 3)  10110011 = 0xB3 read address of PM-2-WIRE interface (page 2 and 3)  10110100 = 0xB4 write address of HS 2-WIRE interface (page 0 and 1)  10110101 = 0xB5 read address of HS 2-WIRE interface (page 0 and 1)  10110110 = 0xB6 write address of HS-2-WIRE interface (page 2 and 3)  10110111 = 0xB7 read address of HS-2-WIRE interface (page 2 and 3)  10110111 = 0xB7 read address of HS-2-WIRE interface (page 2 and 3)  Code '0000' is reserved for unprogrammed OTP (triggers start-up with hardware default interface address)
	3	R	R/W_POL	4-WIRE: Read/Write bit polarity 0: Host indicates reading access via R/W bit = 0 1: Host indicates reading access via R/W bit = 1
	2	R	СРНА	4-WIRE IF clock phase (see Table 43)

Register Address	Bit	Type Note 1	Label	Description
	1	R	CPOL	4-WIRE IF clock polarity  0: SK is low during idle  1: SK is high during idle
	0	R	nCS_POL	4-WIRE chip select polarity 0: nCS is active low 1: nCS is active high

Note 1 The interface configuration can be written/modified only for unmarked samples which do not have the control OTP\_APPS\_LOCK asserted/fused.

Table 226: CONFIG\_A

Register Address	Bit	Туре	Label	Description
	7	R Note 1	IF_TYPE	0: Power manager IF is 4-WIRE  1: Power manager IF is 2-WIRE
	6	R/W	PM_IF_HSM	Enables continuous High Speed mode on PM 2-WIRE IF if asserted (no master code required)
	5	R/W	PM_IF_FMP	Selects fast-mode+ timings for PM 2-WIRE IF if asserted
	4	R/W	PM_IF_V	0: Power manager IF in 4-WIRE mode is supplied from VDD_IO1, in 2-WIRE mode from VDDCORE 1: Power manager IF (4-WIRE/2-WIRE) supplied from VDD_IO2
0x106 CONFIG A	3	R/W	IRQ_TYPE	nIRQ output is:  0: Active low 1: Active high (invert signal)
	2	R/W	PM_O_TYPE	nRESET, nIRQ output are: 0: Push-pull 1: Open drain (requires external pull-up resistor)
	1	R/W	PM_O_V	OUT_32K, OUT_32K_2, E_GPI_2, COMP1V2, nRESET, nIRQ are supplied from: 0: VDD_IO1 1: VDD_IO2
	0	R/W	PM_I_V	nOFF, nSHUTDOWN, SYS_EN, PWR_EN, PWR1_EN, KEEP_ACT, nVIB_BRAKE are supplied from:  0: VDDCORE 1: VDD_IO2

Note 1 The interface configuration can be written/modified only for unmarked samples which do not have the control OTP\_APPS\_LOCK asserted/fused.

## Table 227: CONFIG\_B

Register Address	Bit	Туре	Label	Description
	7	R/W	Reserved	
			VDD_HYST_ADJ	Hysteresis adjust of VDD_FAULT comparator (VDD_FAULT_UPPER) in 50 mV steps
	6:4	R/W		000: 100 mV <b>001: 150 mV</b>
				 111: 450 mV
0x107 CONFIG_B	3:0	R/W	VDD_FAULT_ADJ	Setting of VDD_FAULT_LOWER comparator in 50 mV steps
				0000: 2.50 V 0001: 2.55 V
				0110: 2.80 V
				   1110: 3.20 V
				1111: 3.25 V

## Table 228: CONFIG\_C

Register Address	Bit	Туре	Label	Description
	7	R/W	BPERI_CLK_INV	BUCKPERI clock polarity 0: Normal 1: Inverted
	6	R/W	BIO_CLK_INV	BUCKIO clock polarity 0: Normal 1: Inverted
	5	R/W	BMEM_CLK_INV	BUCKMEM clock polarity 0: Normal 1: Inverted
0x108 CONFIG_C	4	R/W	BPRO_CLK_INV	BUCKPRO clock polarity (should be configured opposite to BUCKMEM clock polarity)  0: Normal 1: Inverted
	3	R/W	BCORE1_CLK_INV	BUCKCORE1 clock polarity (BUCKCORE2 always runs on opposite clock polarity) 0: Normal 1: Inverted
	2	R/W	BUCK_ACTV_DISCH G	Enable active discharge of buck rails
	1:0	R/W	LDO1_TRACK	LDO1 follows voltage transitions of  00: none  01:VBUCK_PRO  10:VBUCK_CORE1  11:VBUCK_CORE2





Table 229: CONFIG\_D

Register Address	Bit	Туре	Label	Description
	7	R/W	GP_FB3_TYPE	GP_FB3 output is:  0: Active low 1: Active high (invert signal)
	6	R/W	GP_FB2_TYPE	GP_FB2 output is:  0: Active low (invert signal, push-pull for PWR_OK)  1: Active high (open drain for PWR_OK)
	5	R/W	FORCE_RESET	Asserts port nRESET in case of being set
	4	R/W	HS_IF_HSM	Enables continuous High Speed mode on HS 2-WIRE IF (no master code required)
0::400	3	R/W	HS_IF_FMP	Selects fast-mode+ timings for HS 2-WIRE IF if asserted
0x109 CONFIG_D	2	R/W	SYSTEM_EN_RD	During second OTP read control SYSTEM_EN is 0: updated from OTP 1: not changed
	1	R/W	nIRQ_MODE	nIRQ will be asserted from events during POWERDOWN mode (and modes lower than ACTICE)  0: immediately 1: after powering up to ACTIVE mode
	0	R/W	GPI_V	GPIs (not configured as Power Manager control inputs) and HS-2-WIRE IF are supplied from:  0: VDDCORE 1: VDD_IO2

## Table 230: CONFIG\_E

Register Address	Bit	Туре	Label	Description
	7	R/W	PERI_SW_AUTO	Selects PERI_SW (during powering up): 0: configured from PERI_SW_CONF 1: enabled
	6	R/W	CORE_SW_AUTO	Selects CORE_SW (during powering up): 0: configured from CORE_SW_CONF 1: enabled
0x10A CONFIG_E	5	R/W	BPERI_AUTO	Selects BUCKPERI (during powering up): 0: configured from BPERI_CONF 1: enabled
	4	R/W	BIO_AUTO	Selects BUCKIO (during powering up): 0: configured from BIO_CONF 1: enabled
	3	R/W	BMEM_AUTO	Selects BUCKMEM (during powering up): 0: configured from BMEM_CONF 1: enabled
	2	R/W	BPRO_AUTO	Selects BUCKPRO (during powering up): 0: configured from BPRO_CONF 1: enabled



Register Address	Bit	Туре	Label	Description
	1	R/W	BCORE2_AUTO	Selects BUCKCORE2 (during powering up): 0: configured from BCORE2_CONF 1: enabled
	0	R/W	BCORE1_AUTO	Selects BUCKCORE1 (during powering up): 0: configured from BCORE1_CONF 1: enabled

## Table 231: CONFIG\_F

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO11_BYP	0: LDO11 is configured for regulator mode 1: LDO11 bypass mode enabled
	6	R/W	LDO8_BYP	0: LDO8 is configured for regulator mode 1: LDO8 bypass mode enabled
	5	R/W	LDO7_BYP	0: LDO7 is configured for regulator mode 1: LDO7 bypass mode enabled
	4	R/W	LDO4_BYP	0: LDO4 is configured for regulator mode 1: LDO4 bypass mode enabled
0x10B CONFIG_F	3	R/W	LDO3_BYP	0: LDO3 is configured for regulator mode 1: LDO3 bypass mode enabled
	2	R/W	LDO11_AUTO	Selects LDO11 (during powering up): 0: configured from LDO11_CONF 1: enabled
	1	R/W	LDO10_AUTO	Selects LDO10 (during powering up): 0: configured from LDO10_CONF 1: enabled
	0	R/W	LDO9_AUTO	Selects LDO9 (during powering up): 0: configured from LDO9_CONF 1: enabled

### Table 232: CONFIG\_G

1455 252. 5541 15_5						
Register Address	Bit	Туре	Label	Description		
	7	R/W	LDO8_AUTO	Selects LDO8 (during powering up): 0: configured from LDO8_CONF 1: enabled		
0x10C CONFIG_G	6	R/W	LDO7_AUTO	Selects LDO7 (during powering up): 0: configured from LDO7_CONF 1: enabled		
	5	R/W	LDO6_AUTO	Selects LDO6 (during powering up): 0: configured from LDO6_CONF 1: enabled		
	4	R/W	LDO5_AUTO	Selects LDO5 (during powering up): 0: configured from LDO5_CONF 1: enabled		
	3	R/W	LDO4_AUTO	Selects LDO4 (during powering up): 0: configured from LDO4_CONF 1: enabled		

Register Address	Bit	Туре	Label	Description
	2	R/W	LDO3_AUTO	Selects LDO3 (during powering up): 0: configured from LDO3_CONF 1: enabled
	1	R/W	LDO2_AUTO	Selects LDO2 (during powering up): 0: configured from LDO2_CONF 1: enabled
	0	R/W	LDO1_AUTO	Selects LDO1 (during powering up): 0: configured from LDO1_CONF 1: enabled

## Table 233: CONFIG\_H

Register Address	Bit	Туре	Label	Description
	7	R/W	BUCK_MERGE	Has to be set if the outputs of BUCKMEM and BUCKIO are merged towards a single coil; the control from BUCKIO registers is disabled
	6	R/W	BCORE1_OD	If set, BUCKCORE1 changes to full-current mode (double pass device and current limit)
	5	R/W	BCORE2_OD	If set, BUCKCORE2 changes to full-current mode (double pass device and current limit)
	4	R/W	BPRO_OD	If set, BUCKPRO changes to full-current mode (double pass device and current limit)
0x10D	3	R/W	BCORE_MERGE	Has to be set if the outputs of BUCKCORE1 and BUCKCORE2 are merged towards a dual phase buck; the control from BUCKCORE2 registers is disabled
CONFIG_H	2 R	R/W	MERGE_SENSE	In case BUCKCORE is merged and configured for remote sensing the output capacitor voltage rail is routed to port:
				0: GP_FB_2 (setting disables normal GP_FB_2 functionality) 1: CORE_SWS (setting disables CORE rail switch pull-down functionality) Note: In case MERGE_SENSE is asserted all Bxxx_FB control settings 0bx1x are invalid
	1	R/W	LDO8_MODE	D: LDO mode (external capacitor required)     Vibration motor driver (no external capacitor)
	0	R/W	PWM_CLK	0: 2.0 MHz (31.25 kHz repetition frequency) 1: 1.0 MHz (15.6 kHz repetition frequency)



Table 234: CONFIG\_I

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO_SD	If asserted LDO3, 4, 7, 8 and 11 will shut down after current limit was hit for more than 200 ms
	6	R/W	INT_SD_MODE	Shut down sequence from internal fault condition is:  0: Normal  1: Fast (skipping seq and dummy slot timers)
	5	R/W	HOST_SD_MODE	Shut down sequence from SHUTDOWN (register bit or port nSHUTDOWN) is: 0: Normal 1: Fast (skipping seq and dummy slot timers)
0x10E CONFIG_I	4	R/W	KEY_SD_MODE	User triggered (nONKEY, GPIO14/15) shutdown sequence is:  0: Normal 1: PMU POR: triggers an instant disable of all regulators incl. LDOCORE (RTC and FAULTLOG registers remain unchanged). After leaving POR automatically the RESET_DURATION timer must expire before starting a power-up sequence.
	3	R/W	GPI14_15_SD	0: Disables shutdown via parallel assertion of GPI14 and GPI15 1: Enables shutdown via GPI14 & GPI15
	2	R/W	nONKEY_SD	nONKEY is configured  0: without shutdown via long press of nONKEY  1: with shutdown via long press of nONKEY
	1:0	R/W	nONKEY_PIN	nONKEY is configured to 00: Port mode 01: Key mode with key lock during SW triggered POWERDOWN mode 10: Key mode with key locked autonomous powering down (multi-functional key) 11: Key mode with autonomous powering down to partial or key locked full POWERDOWN mode (dedicated power key) Details: see Section 5.1.1

### Table 235: CONFIG\_J

Register Address	Bit	Туре	Label	Description
0x10F	7	R/W	IF_RESET	Enables automatic reset of all control interfaces when port nSHUTDOWN is asserted
	6	R/W	TWOWIRE_TO	Enables automatic reset of 2-WIRE-IF in case of clock ceases to toggle for >19 ms
CONFIG_J	5:4	R/W	RESET_DURATION	Power controller stays in RESET mode for minimum duration of 00: 20 ms 01: 100 ms 10: 500 ms 11: 1000 ms

Register Address	Bit	Туре	Label	Description
	3:2	R/W	SHUT_DELAY	Long press time threshold for shutdown feature from nONKEY and GPIO14/15:  00: KEY_DELAY + 0 s  01: KEY_DELAY + 4 s  10: KEY_DELAY + 5 s  11: KEY_DELAY + 6 s
	1:0	R/W	KEY_DELAY	Long press threshold for nONKEY lock:  00: nONKEY_LOCK after 1 s  01: nONKEY_LOCK after 1.5 s  10: nONKEY_LOCK after 2 s  11: nONKEY_LOCK after 7 s

Note 1 This setting may trigger glidges on regulator outputs and disable the automatic RESET/POR of slave PMUs).

## Table 236: CONFIG\_K

Register Address	Bit	Туре	Label	Description
	7	R/W	GPIO7_PUPD	O: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)  1: GPI: pull-down resistor enabled
				GPO (open drain): pull-up resistor enabled (supply rail selected via GPIOx_TYPE)
	6	R/W	GPIO6_PUPD	O: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)  1: GPI: pull-down resistor enabled GPO (open drain): pull-up resistor enabled (supply rail selected via GPIOx_TYPE)
0x110	5	R/W	GPIO5_PUPD	0: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor) 1: GPI: pull-down resistor enabled GPO (open drain): pull-up resistor enabled (supply rail selected via GPIOx_TYPE)
CONFIG_K	4	R/W	GPIO4_PUPD	O: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)  1: GPI: pull-down resistor enabled GPO (open drain): pull-up resistor enabled (supply rail selected via GPIOx_TYPE)
	3	R/W	GPIO3_PUPD	O: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)  1: GPI: pull-down resistor enabled GPO (open drain): pull-up resistor enabled (supply rail selected via GPIOx_TYPE)
	2	R/W	GPIO2_PUPD	0: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor) 1: GPI: pull-down resistor enabled GPO (open drain): pull-up resistor enabled (supply rail selected via GPIOx_TYPE)

Register Address	Bit	Туре	Label	Description
		R/W	GPIO1_PUPD	0: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)
	_	K/VV		GPI: pull-down resistor enabled     GPO (open drain): pull-up resistor enabled     (supply rail selected via GPIOx_TYPE)
	0	R/W	GPIO0_PUPD	0: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)
	0			GPI: pull-down resistor enabled     GPO (open drain): pull-up resistor enabled     (supply rail selected via GPIOx_TYPE)

## Table 237: CONFIG\_L

Register Address	Bit	Туре	Label	Description
	7	R/W	GPIO15_PUPD	O: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)  1: GPI: pull-down resistor enabled GPO (open drain): pull-up resistor enabled (supply rail selected via GPIOx_TYPE)
	6	R/W	GPIO14_PUPD	O: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)  1: GPI: pull-down resistor enabled GPO (open drain): pull-up resistor enabled (supply rail selected via GPIOx_TYPE)
0x111 CONFIG_L	5	R/W	GPIO13_PUPD	O: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)  1: GPI: pull-down resistor enabled GPO (open drain): pull-up resistor enabled (supply rail selected via GPIOx_TYPE)
	4	R/W	GPIO12_PUPD	O: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)  1: GPI: pull-down resistor enabled GPO (open drain): pull-up resistor enabled (supply rail selected via GPIOx_TYPE)
	3	R/W	GPIO11_PUPD	O: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)  1: GPI: pull-down resistor enabled GPO (open drain): pull-up resistor enabled (supply rail selected via GPIOx_TYPE)
	2	R/W	GPIO10_PUPD	O: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)  1: GPI: pull-down resistor enabled GPO (open drain): pull-up resistor enabled (supply rail selected via GPIOx_TYPE)

Register Address	Bit	Туре	Label	Description
		BAN	GPIO9_PUPD	0: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)
	I	R/W		GPI: pull-down resistor enabled     GPO (open drain): pull-up resistor enabled     (supply rail selected via GPIOx_TYPE)
	0	DAM	GPIO8_PUPD	0: GPI: pull-down resistor disabled GPO (open drain): pull-up resistor disabled (external pull-up resistor)
	0	R/W		GPI: pull-down resistor enabled     GPO (open drain): pull-up resistor enabled     (supply rail selected via GPIOx_TYPE)

## Table 238: CONFIG\_M

Register Address	Bit	Туре	Label	Description
				Offset for internal HF oscillator frequency 1000: -10.67 %
0x112 CONFIG_M	7:4	R/W	OSC_FRQ	 1111: -1.33 % 0000: 0.00 % 0001: 1.33 %  0111: 9.33 %
	3:0	R/W	Reserved	

#### Table 239: Reserved

Register Address	Bit	Туре	Label	Description
0x113	7:0	R/W	Reserved	

## Table 240: MON\_REG\_1

Register Address	Bit	Туре	Label	Description
	7:6	R/W	UVOV_DELAY	Range comparison is enabled after regulator enable:  00: immediately 01: with one measurement delay 10: with two measurements delay 11: with four measurements delay
0x114 MON_REG_1	5:4	R/W	MON_MODE	Regulator monitor executes  00: Under-voltage/Over-voltage lockout with an E_REG_UVOV event (nIRQ assertion) and regulator shutdown from an output voltage being out of the selected range  01: Normal auto measurement with an E_REG_UVOV event (nIRQ assertion) from any finished auto measurement on A8, A9 and A10  10: Burst auto measurement with an E_REG_UVOV event (nIRQ assertion) generated after the time slot of A10 has been processed  11: reserved

Register Address	Bit	Туре	Label	Description
	3	R/W	MON_DEB	0: Regulator monitor (A8, 9, 10): debouncing off 1: Regulator monitor (A8, 9, 10): debouncing on
	2	R/W	MON_RES	Control requires M_REG_UVOV = 1: 1: Enables assertion of nRESET from out-of-range detection Note: It is not recommended to assert this control inside OTP
	1:0	R/W	MON_THRES	Regulator Monitor Threshold  00: Approx = 25 %  01: Approx = 12.5 %  10: Approx = 6.25 %  11: Approx = 3.125 %

## Table 241: MON\_REG\_2

Register Address	Bit	Туре	Label	Description
	7	R/W	LDO8_MON_EN	Enable LDO8 regulator monitoring
	6	R/W	LDO7_MON_EN	Enable LDO7 regulator monitoring
	5	R/W	LDO6_MON_EN	Enable LDO6 regulator monitoring
0x115	4	R/W	LDO5_MON_EN	Enable LDO5 regulator monitoring
MON_REG_2	3	R/W	LDO4_MON_EN	Enable LDO4 regulator monitoring
	2	R/W	LDO3_MON_EN	Enable LDO3 regulator monitoring
	1	R/W	LDO2_MON_EN	Enable LDO2 regulator monitoring
	0	R/W	LDO1_MON_EN	Enable LDO1 regulator monitoring

## Table 242: MON\_REG\_3

Register Address	Bit	Туре	Label	Description
0x116 MON_REG_3	7:3	R/W	Reserved	
	2	R/W	LDO11_MON_EN	Enable LDO11 regulator monitoring
	1	R/W	LDO10_MON_EN	Enable LDO10 regulator monitoring
	0	R/W	LDO9_MON_EN	Enable LDO9 regulator monitoring

## Table 243: MON\_REG\_4

Register Address	Bit	Туре	Label	Description
	7	R/W	BPERI_MON_EN	Enable BUCKPERI regulator monitoring
	6	R/W	BMEM_MON_EN	Enable BUCKMEM regulator monitoring
	5	R/W	BIO_MON_EN	Enable BUCKIO regulator monitoring
0x117 MON REG 4	4	R/W	BPRO_MON_EN	Enable BUCKPRO regulator monitoring
MON_NEG_1	3	R/W	BCORE2_MON_EN	Enable BUCKCORE2 regulator monitoring
	2	R/W	BCORE1_MON_EN	Enable BUCKCORE1 regulator monitoring
	1:0	R/W	Reserved	



Table 244: MON\_REG\_5

Register Address	Bit	Туре	Label	Description
0x11E	7	R	Reserved	
	6:4	R/W	MON_A9_IDX	Latest measurement at channel A9 was:  000: none 001: BUCKIO 010: BUCKMEM 011: BUCKPERI 100: LDO1 101: LDO2 101: LDO5 > 110: reserved
MON_REG_5	3	R/W	Reserved	
	2:0	R/W	MON_A8_IDX	Latest measurement at channel A8 was:  000: none 001: BUCKCORE1 010: BUCKCORE2 011: BUCKPRO 100: LDO3 101: LDO4 110: LDO11 > 110: reserved

### Table 245: MON\_REG\_6

Register Address	Bit	Туре	Label	Description
	7:3	R/W	Reserved	
0x11F MON_REG_6	2:0	R/W	MON_A10_IDX	Latest measurement at channel A10 was: 000: none 001: LDO6 010: LDO7 011: LDO8 100: LDO9 101: LDO10 > 101: reserved

## Table 246: TRIM\_CLDR

Register Address	Bit	Туре	Label	Description
0x120 TRIM_CLDR	7:0	R/W	TRIM_32K	Bits for correction of the 32K oscillator frequency for internal calendar: 10000000: -244.1 ppm 11111111: -1.9 ppm 00000000: off 00000001: 1.9 ppm (1/(32768*16)) 01111111: 242.2 ppm



#### SEMICONDUCTOR S

## **System PMIC for Mobile and Automotive Applications**

#### **Table 247: GP\_ID\_0**

Register Address	Bit	Туре	Label	Description
0x121 GP_ID_0	7:0	R/W Note 1	GP_0	Data from fuse array (OTP)

Note 1 Write access can be disabled by OTP if required.

#### **Table 248: GP\_ID\_1**

Register Address	Bit	Type	Label	Description
0x122 GP_ID_1	7:0	R/W Note 1	GP_1	Data from fuse array (OTP)

Note 1 Write access can be disabled by OTP if required.

#### **Table 249: GP\_ID\_2**

Register Address	Bit	Туре	Label	Description
0x123 GP_ID_2	7:0	R/W Note 1	GP_2	Data from fuse array (OTP)

Note 1 Write access can be disabled by OTP if required.

#### **Table 250: GP\_ID\_3**

Register Address	Bit	Туре	Label	Description
0x124 GP_ID_3	7:0	R/W Note 1	GP_3	Data from fuse array (OTP)

**Note 1** Write access can be disabled by OTP if required.

#### Table 251: GP\_ID\_4

Register Address	Bit	Туре	Label	Description
0x125 GP_ID_4	7:0	R/W Note 1	GP_4	Data from fuse array (OTP)

Note 1 Write access can be disabled by OTP if required.

### Table 252: GP\_ID\_5

Register Address	Bit	Туре	Label	Description
0x126 GP_ID_5	7:0	R/W Note 1	GP_5	Data from fuse array (OTP)

Note 1 Write access can be disabled by OTP if required.

#### Table 253: GP\_ID\_6

Register Address	Bit	Туре	Label	Description
0x127 GP_ID_6	7:0	R/W Note 1	GP_6	Data from fuse array (OTP)

**Note 1** Write access can be disabled by OTP if required.



### Table 254: **GP\_ID\_7**

Register Address	Bit	Туре	Label	Description
0x128 GP_ID_7	7:0	R/W Note 1	GP_7	Data from fuse array (OTP)

Note 1 Write access can be disabled by OTP if required.

**Table 255: GP\_ID\_8** 

Register Address	Bit	Туре	Label	Description
0x129 GP_ID_8	7:0	R/W Note 1	GP_8	Data from fuse array (OTP)

Note 1 Write access can be disabled by OTP if required.

Table 256: GP\_ID\_9

Register Address	Bit	Туре	Label	Description
0x12A GP_ID_9	7:0	R/W Note 1	GP_9	Data from fuse array (OTP)

**Note 1** Write access can be disabled by OTP if required.

Table 257: GP\_ID\_10

Register Address	Bit	Туре	Label	Description
0x12B GP_ID_10	7:0	R/W	GP_10	Data from fuse array (OTP), no OTP reload after powering up from NO-POWER mode

Table 258: GP\_ID\_11

Register Address	Bit	Туре	Label	Description
0x12C GP_ID_11	7:0	R/W	GP_11	Data from fuse array (OTP)

Table 259: GP\_ID\_12

Register Address	Bit	Туре	Label	Description
0x12D GP_ID_12	7:0	R/W	GP_12	Data from fuse array (OTP)

Table 260: GP\_ID\_13

Register Address	Bit	Туре	Label	Description
0x12E GP_ID_13	7:0	R/W	GP_13	Data from fuse array (OTP)

Table 261: GP\_ID\_14

Register Address	Bit	Туре	Label	Description
0x12F GP_ID_14	7:0	R/W	GP_14	Data from fuse array (OTP)





## Table 262: GP\_ID\_15

Register Address	Bit	Туре	Label	Description
0x130 GP_ID_15	7:0	R/W	GP_15	Data from fuse array (OTP)

#### Table 263: **GP\_ID\_16**

Register Address	Bit	Туре	Label	Description
0x131 GP_ID_16	7:0	R/W	GP_16	Data from fuse array (OTP)

### Table 264: GP\_ID\_17

Register Address	Bit	Туре	Label	Description
0x132 GP_ID_17	7:0	R/W	GP_17	Data from fuse array (OTP)

### Table 265: GP\_ID\_18

Register Address	Bit	Туре	Label	Description
0x133 GP_ID_18	7:0	R/W	GP_18	Data from fuse array (OTP)

### Table 266: GP\_ID\_19

Register Address	Bit	Туре	Label	Description
0x134 GP_ID_19	7:0	R/W	GP_19	Data from fuse array (OTP)

### Table 267: Co-PMIC2

Register Address	Bit	Туре	Label	Description
0x140 CoPMIC2_S	7:0	R	Reserved	Reserved for Co-PMIC
0x14F CoPMIC2_E	7:0	R	Reserved	Reserved for Co-PMIC

## Table 268: CHG\_Co2

Register Address	Bit	Туре	Label	Description
0x150 CHG_Co_S2	7:0	R	Reserved	Reserved for companion charger
0x17F CHG_Co_E2	7:0	R	Reserved	Reserved for companion charger

## A.5 Register Page 3

### Table 269: PAGE\_CON

Register Address	Bit	Туре	Label	Description
	7	RW	REVERT	
0x180 PAGE_CON	6	RW	WRITE_MODE	See register 0x00, Table 57
	5:3	RW	Reserved	



Register Address	Bit	Type	Label	Description
	2:0	RW	REG_PAGE	

### Table 270: DEVICE\_ID

Register Address	Bit	Туре	Label	Description
0x181 DEVICE_ID	7:0	R	DEVICE_ID	Read back of chip ID

## Table 271: VARIANT\_ID

Register Address	Bit	Туре	Label	Description
0x182 VARIANT_ID	7:4	R	MRC	Read back of mask revision code (MRC)
	3:0	R	VRC	Read back of package variant code (VRC)

## Table 272: CUSTOMER\_ID

Register Address	Bit	Туре	Label	Description
0x183 CUSTOMER_ID	7:0	R	CUSTOMER_ID	ID for customer and target application platform, written during production of variant

### Table 273: CONFIG\_ID

Register Address	Bit	Туре	Label	Description
0x184 CONFIG_ID	7:0	R	CONFIG_REV	ID for revision of OTP settings, written during production of variant  00000000 – OTP unprogrammed (RESERVED) > 00000000 – OTP configuration revision xxx

## Table 274: PMIC\_STATUS

Register Address	Bit	Туре	Label	Description
0x1A8 PMIC_STATUS	7	R	PC_DONE	Power Commander download complete
	6:5	R/W	Reserved	
	4:0	R	STATUS	Decimal Decode:  03 = RESET (Shutdown)  28 = SYSTEM  25 = POWER  23 = POWER-DOWN  20 = POWER1  17 = ACTIVE

SEMICONDUCTOR

#### **System PMIC for Mobile and Automotive Applications**

#### **Disclaimer**

Information in this document is believed to be accurate and reliable. However, Dialog Semiconductor does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information. Dialog Semiconductor furthermore takes no responsibility whatsoever for the content in this document if provided by any information source outside of Dialog Semiconductor.

Dialog Semiconductor reserves the right to change without notice the information published in this document, including without limitation the specification and the design of the related semiconductor products, software and applications.

Applications, software, and semiconductor products described in this document are for illustrative purposes only. Dialog Semiconductor makes no representation or warranty that such applications, software and semiconductor products will be suitable for the specified use without further testing or modification. Unless otherwise agreed in writing, such testing or modification is the sole responsibility of the customer and Dialog Semiconductor excludes all liability in this respect.

Customer notes that nothing in this document may be construed as a license for customer to use the Dialog Semiconductor products, software and applications referred to in this document. Such license must be separately sought by customer with Dialog Semiconductor.

All use of Dialog Semiconductor products, software and applications referred to in this document are subject to Dialog Semiconductor's Standard Terms and Conditions of Sale, available on the company website (www.dialog-semiconductor.com) unless otherwise stated.

Dialog and the Dialog logo are trademarks of Dialog Semiconductor plc or its subsidiaries. All other product or service names are the property of their respective owners.

© 2019 Dialog Semiconductor. All rights reserved.

#### **Disclaimer for Automotive Use**

Suitability for use in automotive applications — This Dialog Semiconductor product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Dialog Semiconductor product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Dialog Semiconductor and its suppliers accept no liability for inclusion and/or use of Dialog Semiconductor products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Information in this document is believed to be accurate and reliable. However, Dialog Semiconductor does not give any representations or warranties, express or implied, as to the accuracy or completeness of such information. Dialog Semiconductor furthermore takes no responsibility whatsoever for the content in this document if provided by any information source outside of Dialog Semiconductor.

Dialog Semiconductor reserves the right to change, in accordance with its standard automotive change notification process, the information published in this document, including without limitation the specification and the design of the related semiconductor products, software and applications.

Applications, software, and semiconductor products described in this document are for illustrative purposes only. Dialog Semiconductor makes no representation or warranty that such applications, software and semiconductor products will be suitable for the specified use without further testing or modification. Unless otherwise agreed in writing, such testing or modification is the sole responsibility of the customer and Dialog Semiconductor excludes all liability in this respect.

Nothing in this document may be construed as a license for customer to use the Dialog Semiconductor products, software and applications referred to in this document. Such license must be separately sought by customer with Dialog Semiconductor.

All use of Dialog Semiconductor products, software and applications referred to in this document are subject to Dialog Semiconductor's Standard Terms and Conditions of Sale, available on the company website (www.dialog-semiconductor.com) unless otherwise stated.

Dialog and the Dialog logo are trademarks of Dialog Semiconductor plc or its subsidiaries. All other product or service names are the property of their respective owners.

© 2019 Dialog Semiconductor. All rights reserved.

#### **RoHS Compliance**

Dialog Semiconductor's suppliers certify that its products are in compliance with the requirements of Directive 2011/65/EU of the European Parliament on the restriction of the use of certain hazardous substances in electrical and electronic equipment. RoHS certificates from our suppliers are available on request.

DA9003

**System PMIC for Mobile and Automotive Applications** 



SEMICONDUCTOR •

#### **Status Definitions**

Revision	Datasheet Status	Product Status	Definition
1. <n></n>	Target	Development	This datasheet contains the design specifications for product development. Specifications may be changed in any manner without notice.
2. <n></n>	Preliminary	Qualification	This datasheet contains the specifications and preliminary characterization data for products in pre-production. Specifications may be changed at any time without notice in order to improve the design.
3. <n></n>	Final	Production	This datasheet contains the final specifications for products in volume production. The specifications may be changed at any time in order to improve the design, manufacturing and supply. Major specification changes are communicated via Customer Product Notifications. Datasheet changes are communicated via www.dialog-semiconductor.com.
4. <n></n>	Obsolete	Archived	This datasheet contains the specifications for discontinued products. The information is provided for reference only.

# **Contacting Dialog Semiconductor**

United Kingdom (Headquarters)

Dialog Semiconductor (UK) LTD Phone: +44 1793 757700

Germany

Dialog Semiconductor GmbH Phone: +49 7021 805-0

The Netherlands

Dialog Semiconductor B.V. Phone: +31 73 640 8822

Email

enquiry@diasemi.com

North America

Dialog Semiconductor Inc. Phone: +1 408 845 8500

Japan

Dialog Semiconductor K. K. Phone: +81 3 5769 5100

Taiwan

Dialog Semiconductor Taiwan Phone: +886 281 786 222

Web site:

www.dialog-semiconductor.com

Hong Kong

Dialog Semiconductor Hong Kong Phone: +852 2607 4271

Korea

Dialog Semiconductor Korea Phone: +82 2 3469 8200 China (Shenzhen)

Dialog Semiconductor China Phone: +86 755 2981 3669

China (Shanghai)

Dialog Semiconductor China Phone: +86 21 5424 9058

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Management Specialised - PMIC category:

Click to view products by Dialog Semiconductor manufacturer:

Other Similar products are found below:

P9145-I0NQGI SLG7NT4192VTR AS3729B-BWLM TLE92623QXV33XUMA1 LNBH25SPQR ADP5080ACBZ-1-RL

MC32PF3000A6EP MB39C831QN-G-EFE2 MAX9959DCCQ+D MAX1932ETC+T MAX1856EUB+T STNRG011TR

IRPS5401MXI03TRP S6AE102A0DGN1B200 MMPF0100FDAEP MCZ33903DS5EK S6AE101A0DGNAB200 MCZ33903DS3EK

NCP6924CFCHT1G MAX17117ETJ+ MCZ33903DS3EKR2 L9916 L9915-CB MCZ33904D5EK MCZ33905DS3EK MMPF0100FCANES

MCZ33905DD3EK MMPF0100FBANES WM8325GEFL/V MCZ33903DP5EK MCZ33905DS5EK MCZ33903D3EK MCZ33903DD5EK

ADN8835ACPZ-R7 MCZ33903DP5EKR2 MCZ33903D5EK MCZ33903DD3EK MMPF0100FAAZES SLG7NT4198V MIC5164YMM

P9180-00NHGI NCP6914AFCAT1G TLE9261QX TEA1998TS/1H MAX881REUB+T TLE9262QX TLE8880TN MAX8520ETP+T

SLG7NT4083V ADP1031ACPZ-1-R7