

1.5A, LOW QUIESCENT CURREENT, FAST TRANSIENT ULTRA-LOW DROPOUT LINEAR REGULATOR

Description

The AP7362 is a 1.5A adjustable output voltage linear regulator with ultra-low dropout. The device includes pass element, error amplifier, band-gap, current limit and thermal shutdown circuitry. The integrated Enable block allows the part to be turned on and off via a logic signal. A logic high level on EN turns the device on and a logic low turns the part off.

The low dropout voltage characteristics and fast transient response to step changes in load make it suitable for low voltage microprocessor applications. The typical quiescent current is approximately 0.5mA and changes little with load current. The built-in current-limit and thermal-shutdown functions prevent damage to the IC in fault conditions.

This device is available in U-DFN2030-8 and SO-8EP packages.


Features


- 1.5A Ultra-Low Dropout Linear Regulator with EN
- Ultra-Low Dropout: 190mV at 1.5A
- Stable with 10µF Input/Output Capacitor, any type
- Wide Input Voltage Range: 2.2V to 5.5V
- Adjustable Output Voltage: 0.6V to 5.0V
- Fixed Output Options: 1V, 1.2V, 1.5V, 1.8V, 2.5V, 3.3V
- Low Ground Pin Current
- 25nA Quiescent Current in Shutdown Mode
- V_{ADJ} Accuracy of ±1.5% @ +25°C
- V_{ADJ} Accuracy of ±3% Over Line, Load and Temperature
- Excellent Load/Line Transient Response
- Current Limit and Thermal Shutdown Protection
- Ambient Temperature Range: -40°C to +85°C
- U-DFN2030-8, SO-8EP: Available in Lead free "Green" Molding Compound (No Br, Sb)
 - Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
 - Halogen and Antimony Free. "Green" Device (Note 3)

Applications


- ASIC Power Supplies in Printers, Graphics Cards, DVD Players, STBs, Routers, etc
- FPGA and DSP Core or I/O Power Supplies
- SMPS Regulator
- Conversion from 3.3V or 5V Rail


Pin Assignments





Typical Application Circuit





$$V_{OUT} \ = V_{REF} \left(1 + \frac{R_1}{R_2} \right) \ \text{where} \ R_2 \leq 10 \, k\Omega$$

Notes: 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.

2. See http://www.diodes.com for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.


3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.



Pin Descriptions

Pin Name	Pin Number	Function	
GND	1	Ground.	
EN	2	Enable input, active high.	
IN	3, 4	Voltage input pin.	
OUT	5, 6, 7	Voltage output pin.	
ADJ	8	Output feedback pin for adjustable version only – a resistor divider from this pin to the OUT pin and ground sets the output voltage.	
NC	8	No connection for fixed output version.	
EP	EP	The exposed pad (EP) is used to remove heat from the package and it is recommended that it is connected to a copper area. The die is electrically connected to the exposed pad. It is recommended to connect it externally to GND, but should not be the only ground connection.	

Functional Block Diagram



Absolute Maximum Ratings (Note 4) (@T_A = +25°C, unless otherwise specified.)

Symbol	Parameter	Ratings	Unit
ESD HBM	Human Body Model ESD Protection	2000	V
ESD MM	Machine Model ESD Protection	200	V
V_{IN}	Input Voltage	-0.3 to +6.0	V
V_{OUT}, V_{EN}	OUT, EN Voltage	-0.3V to V _{IN} +0.3	V
I _{OUT}	Continuous Load Current	Internal Limited	
T _{ST}	Storage Temperature Range	-65 to +150	°C
TJ	Maximum Junction Temperature	150	°C

Note:

^{4.} Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress Ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.



Recommended Operating Conditions (@TA = +25°C, unless otherwise specified.)

Symbol	Parameter	Min	Max	Unit
V _{IN}	Input voltage	2.2	5.5	V
Іоит	Output Current	0	1.5	Α
T _A	T _A Operating Ambient Temperature		+85	°C
T _J Operating Junction Temperature (Note 5)		-40	+125	°C

Note:

Electrical Characteristics

 $(@T_A = +25^{\circ}C, V_{IN} = 3.3V, V_{OUT} = 1.8V, I_{OUT} = 10mA, V_{EN} = V_{IN}, C_{IN} = 10\mu F, C_{OUT} = 10\mu F, V_{EN} = 2V, unless otherwise stated.)$

Minimum and maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at T_A = +25°C, and are provided for reference purposes only.

Symbol	Parameter	Test Conditi	ons	Min	Тур	Max	Unit
	ADJ Pin Voltage	$V_{IN} = V_{IN-MIN}$ to V_{IN-MAX} ,	T _A = +25°C	0.584	0.605	0.626	V
V_{ADJ}		I _{OUT} = 10mA to 1.5A	Over temp	0.575		0.635	
V	AD I Dia Malta are (A Oresta)	$V_{IN} = V_{IN-MIN}$ to V_{IN-MAX} ,	T _A = +25°C	0.596	0.605	0.614	V
V_{ADJ}	ADJ Pin Voltage (A Grade)	I _{OUT} = 10mA to 1.5A	Over temp	0.587		0.623	V
1	ADJ Pin Bias Current	\/ = \/ +0 \/	T _A = +25°C		50		nA
I_{ADJ}	AD3 FIII Bias Culterit	$V_{IN} = V_{IN-MIN}$ to V_{IN-MAX}	Over temp			750	ПА
\/	Dropout Voltage (Note 6)	I _{OUT} = 1.5A, V _{OUT} = 2.5V	T _A = +25°C		190	240	mV
VDROPOUT	Dropout Voltage (Note 6)	10UT = 1.5A, VOUT = 2.5V	Over temp			280	IIIV
ΔV _{OUT} /ΔV _{IN}	Line Regulation (Note 7)	V _{IN} = V _{IN-MIN} to V _{IN-MAX}	T _A = +25°C	-	0.04	-	%/V
Δνουτ /ΔνιΝ	Line Regulation (Note 1)	VIN = VIN-MIN TO VIN-MAX	Over temp		0.05		70/ V
۸۷/م. بـــ /۸۱م. بـــ	Load Regulation (Note 7)	I _{OUT} = 10mA to 1.5A	$T_A = +25^{\circ}C$	-	0.18	-	- %/A
74001 171001			Over temp		0.33		
1	Ground Pin Current in Normal Operation Mode	Ilout = 10mA to 1.5A	$T_A = +25^{\circ}C$		1	1.2	mA
I _{GND}			Over temp			1.3	
I	Ground Pin Current	$V_{EN} < V_{IL}$ $T_A = +25^{\circ}C$ Over temp		0.025	0.125	μA	
I _{SHDN}			Over temp			15	μA
I _{OUT-PK}	Peak Output Current	$V_{OUT} \ge V_{OUT-NOM}$ -5%			3.6		Α
I	Short Circuit Current	OUT grounded	T _A = +25°C		3.7		Α
Isc	Short Circuit Current	Oo'r grounded	Over temp	2			^
V_{IH}	Enable Logic High	$V_{IN} = V_{IN-MIN}$ to V_{IN-MAX}	Over temp	1.4			V
V _{IL}	Enable Logic Low	$V_{IN} = V_{IN-MIN}$ to V_{IN-MAX}	Over temp			0.65	V
I _{IH}	Enable Pin High Current	V _{EN} = V _{IN}			1		
I _{IL}	Enable Pin Low Current	V _{EN} = 0V			0.1		nA
	Turne Off Delevi	From V _{EN} < V _{IL} to V _{OUT} = C)FF,		25		
$t_{d(OFF)}$	Turn-Off Delay	I _{OUT} = 1.5A			25		μs
$t_{d(ON)}$	Turn-On Delay	From $V_{EN} > V_{IH}$ to $V_{OUT} = ON$, $I_{OUT} = 1.5A$			25		μs

Notes:

^{5.} Operating junction temperature must be evaluated and derated as needed, based on ambient temperature (T_A), power dissipation (P_D), maximum allowable operating junction temperature ($T_{\text{J-MAX}}$), and package thermal resistance (θ_{JA}).

^{6.} Dropout voltage is the minimum voltage difference between the input and the output at which the output voltage drops 2% below its nominal value.

For any output voltage less than 2.5V, the minimum V_{IN} operating voltage is the limiting factor.

7. The line and load regulation specification contains only the typical number. However, the limits for line and load regulation are included in the adjust voltage tolerance specification.



Electrical Characteristics (cont.)

 $(@T_{A} = +25^{\circ}C, \ V_{IN} = 3.3 \text{V}, \ V_{OUT} = 1.8 \text{V}, \ I_{OUT} = 10 \text{mA}, \ V_{EN} = V_{IN}, \ C_{IN} = 10 \mu\text{F}, \ C_{OUT} = 10 \mu\text{F}, \ V_{EN} = 2 \text{V}, \ unless otherwise stated.})$

Minimum and maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_A = +25$ °C, and are provided for reference purposes only.


Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit	
PSRR	Pinnla Rejection	V _{IN} = 3.0V, I _{OUT} = 1.5A, f = 120Hz		65		- dB	
FORK	Ripple Rejection	V _{IN} = 3.0V, I _{OUT} = 1.5A, f = 1kHz		61		ub	
Pn(I/f)	Output Noise Density	f = 120Hz, C _{OUT} = 10μF ceramic		1.0		μV/√Hz	
e _n	Output Noise Voltage	BW = 100 Hz $- 100$ kHz, C _{OUT} = 10μ F ceramic		90		μV(rms)	
T _{SHDN}	Thermal shutdown threshold	T _J rising		170		- °C	
T _{HYS}	Thermal shutdown hysteresis	T _J falling from T _{SHDN}		10			
0	Thermal Resistance Junction-to-Ambient	U-DFN2030-8 (Note 8)		85.0		°C/W	
θ_{JA}	Thermal Resistance Junction-to-Ambient	SO-8EP (Note 8)		52.8		C/VV	
Α	Thermal Resistance Junction-to-Case	U-DFN2030-8 (Note 8)		17.0		°C/W	
θJC	Thermal Resistance Junction-to-Case	SO-8EP (Note 8)		10.0		C/w	


Note: 8. Device mounted on 2" x 2" FR-4 substrate PCB, 2oz copper with minimum recommended pad layout.





Typical Performance Characteristics

 $(@T_A = +25^{\circ}C, V_{IN} = 2.7V, V_{EN} = V_{IN}, C_{IN} = 10\mu\text{F}, C_{OUT} = 10\mu\text{F}, I_{OUT} = 10\text{mA}, V_{OUT} = 1.8V, unless otherwise stated.})$















Typical Performance Characteristics (cont.)
(@T_A = +25°C, V_{IN} = 2.7V, V_{EN} = V_{IN}, C_{IN} = 10μF, C_{OUT} = 10μF, I_{OUT} = 10mA, V_{OUT} = 1.8V, unless otherwise stated.)












Typical Performance Characteristics (cont.)

 $(@T_A = +25^{\circ}C, V_{IN} = 2.7V, V_{EN} = V_{IN}, C_{IN} = 10\mu\text{F}, C_{OUT} = 10\mu\text{F}, I_{OUT} = 10\text{mA}, V_{OUT} = 1.8V, unless otherwise stated.})$



Time (40µs/div)



Application Information

Input Capacitor


A minimum 2.2µF ceramic capacitor is recommended between IN and GND pins to decouple input power supply glitch and noise. The amount of the capacitance may be increased without limit. Larger input capacitor like 10µF will provide better load transient response. This input capacitor must be located as close as possible to the device to assure input stability and reduce noise. For PCB layout, a wide copper trace is required for both IN and GND pins. A lower ESR capacitor type allows the use of less capacitance, while higher ESR type requires more capacitance.

Output Capacitor

The output capacitor is required to stabilize and help the transient response of the LDO. The AP7362 is stable with any type of capacitor, with no limitations on minimum or maximum ESR. The device is designed to have excellent transient response for most applications with a small amount of output capacitance. The device is also stable with multiple capacitors in parallel, which can be of any type of value. Additional capacitance helps to reduce undershoot and overshoot during transient loads. This capacitor should be placed as close as possible to OUT and GND pins for optimum performance.

Adjustable Operation

The AP7362 provides output voltage from 0.6V to 5.0V through external resistor divider as shown below.



The output voltage is calculated by:

$$V_{OUT} = V_{REF} \left(1 + \frac{R_1}{R_2} \right)$$

Where $V_{REF} = 0.6V$ (the internal reference voltage)

Rearranging the equation will give the following that is used for adjusting the output to a particular voltage:

$$R_1 = R_2 \left(\frac{V_{OUT}}{V_{REF}} - 1 \right)$$

To maintain the stability of the internal reference voltage, R_2 need to be kept smaller than $10k\Omega$.

No Load Stability

Other than external resistor divider, no minimum load is required to keep the device stable. The device will remain stable and regulated in no load condition.




Application Information (cont.)


Stability and Phase Margin

Any regulator which operates using a feedback loop must be compensated in such a way as to ensure adequate phase margin, which is defined as the difference between the phase shift and -180 degrees at the frequency where the loop gain crosses unity (0 dB). For most LDO regulators, the ESR of the output capacitor is required to create a zero to add enough phase lead to ensure stable operation. The AP7362 has an internal compensation circuit which maintains phase margin regardless of the ESR of the output capacitor, any type of capacitor can be used.

Below two charts show the gain/phase plot of the AP7362 with an output of 1.2V, 10µF ceramic output capacitor, delivering 1.5A load current and no load. It can be seen the phase margin is about 90° (which is very stable).

Below two charts show the gain/phase plot of the AP7362 with an output of 1.2V, 10 µF ceramic output capacitor, delivering 1.5A load current and no load. It can be seen the phase margin is about 90° (which is very stable).





ON/OFF Input Operation

The AP7362 is turned on by setting the EN pin high, and is turned off by pulling it low. If this feature is not used, the EN pin should be tied to IN pin to keep the regulator output on at all time. To ensure proper operation, the signal source used to drive the EN pin must be able to swing above and below the specified turn-on/off voltage thresholds listed in the Electrical Characteristics section under V_{IL} and V_{IH} .



Application Information (cont.)

Short Circuit Protection

When output current at OUT pin is higher than current limit threshold, the current limit protection will be triggered and clamp the output current to prevent over-current and to protect the regulator from damage due to overheating.

Thermal Shutdown Protection

Thermal protection disables the output when the junction temperature rises to approximately +170°C, allowing the device to cool down. When the junction temperature reduces to approximately +160°C the output circuitry is enabled again. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the heat dissipation of the regulator, protecting it from damage due to overheating.

Low Quiescent Current

The AP7362, consumes only around 0.5mA for all input voltage range and load currents, this provides great power saving in portable and low power applications.

Output Noise

This is the integrated value of the output noise over a specified frequency range. Input voltage and output load current are kept constant during the measurement. Results are expressed in μ Vrms or μ V \forall Hz.

The AP7362 is a low noise regulator and needs no external noise reduction capacitor. Output voltage noise is typically 100µVrms overall noise level between 100 Hz and 100 kHz

Noise is specified in two ways:

Output noise density is the RMS sum of all noise sources, measured at the regulator output, at a specific frequency (measured with a 1Hz bandwidth). This type of noise is usually plotted on a curve as a function of frequency.

Output noise voltage is the RMS sum of spot noise over a specified bandwidth. Spot noise is measured in units $\mu V/\sqrt{Hz}$ or nV/\sqrt{Hz} and total output noise is measured in $\mu V(RMS)$. The primary source of noise in low-dropout regulators is the internal reference.

Power Dissipation

The device power dissipation and proper sizing of the thermal plane that is connected to the thermal pad is critical to avoid thermal shutdown and ensure reliable operation. Power dissipation of the device depends on input voltage and load conditions and can be calculated by:


$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT}$$

The maximum power dissipation, handled by the device, depends on the junction to ambient thermal resistance, and maximum ambient temperature, which can be calculated by the equation in the following:

$$P_{D_MAX} = \frac{(+150^{\circ}C - T_{A})}{R_{\theta,JA}}$$



Ordering Information



	Part Number	Daakana Cada	Packaging	7"/13" Tape and Reel		
	Part Number	Package Code		Quantity	Part Number Suffix	
Pb,	AP7362-XXHA-7	HA	U-DFN2030-8	3000/Tape & Reel	-7	
Pb,	AP7362A-XXHA-7	HA	U-DFN2030-8	3000/Tape & Reel	-7	
Phy.	AP7362-XXSP-13	SP	SO-8EP	2500/Tape & Reel	-13	
Pb,	AP7362A-XXSP-13	SP	SO-8EP	2500/Tape & Reel	-13	



Marking Information

(1) U-DFN2030-8

(Top View)


 $\underline{\mathbf{X}}$ <u>Y W X</u> \underline{XX} : Identification Code \underline{Y} : Year: 0~9

<u>W</u>: Week: A~Z: 1~26 week; a~z: 27~52 week; z represents

52 and 53 week X: A~Z: Internal code

Device	Package	Identification Code
AP7362 (ADJ)	U-DFN2030-8	RA
AP7362-10	U-DFN2030-8	RB
AP7362-12	U-DFN2030-8	RC
AP7362-15	U-DFN2030-8	RD
AP7362-18	U-DFN2030-8	RE
AP7362-25	U-DFN2030-8	RF
AP7362-33	U-DFN2030-8	RG
AP7362A (ADJ)	U-DFN2030-8	QA
AP7362A-10	U-DFN2030-8	QB
AP7362A-12	U-DFN2030-8	QC
AP7362A-15	U-DFN2030-8	QD
AP7362A-18	U-DFN2030-8	QE
AP7362A-25	U-DFN2030-8	QF
AP7362A-33	U-DFN2030-8	QG

SO-8EP






Package Outline Dimensions (All dimensions in mm.)


Please see AP02002 at http://www.diodes.com/datasheets/ap02002.pdf for latest version.

(1) U-DFN2030-8



	U-DFN2030-8					
Dim	Min	Max	Тур			
Α	0.57	0.63	0.60			
A1	0	0.05	0.02			
A3	-	-	0.15			
b	0.20	0.30	0.25			
D	1.95	2.05	2.00			
D2	1.40	1.60	1.50			
е	-	ı	0.50			
Е	2.95	3.05	3.00			
E2	1.50	1.70	1.60			
L	0.35	0.45	0.40			
Z	-	-	0.125			
All [Dimens	ions in	mm			

(2) SO-8EP




SO-	SO-8EP (SOP-8L-EP)				
Dim	Min	Max	Тур		
Α	1.40	1.50	1.45		
A1	0.00	0.13	-		
b	0.30	0.50	0.40		
C	0.15	0.25	0.20		
D	4.85	4.95	4.90		
Е	3.80	3.90	3.85		
E0	3.85	3.95	3.90		
E1	5.90	6.10	6.00		
е	-	-	1.27		
F	2.75	3.35	3.05		
Η	2.11	2.71	2.41		
L	0.62	0.82	0.72		
N	-	-	0.35		
ø	0.60	0.70	0.65		
All Dimensions in mm					



Suggested Pad Layout


Please see AP02001 at http://www.diodes.com/datasheets/ap02001.pdf for the latest version.

(1) U-DFN2030-8



Dimensions	Value (in mm)
С	0.500
G	0.250
Х	0.350
X1	1.500
X2	1.850
Y	0.600
Y1	1.600
Y2	3.300

(2) SO-8EP



Dimensions	Value (in mm)
С	1.270
X	0.802
X1	3.502
X2	4.612
Υ	1.505
Y1	2.613
Y2	6.500



IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
 - 1. are intended to implant into the body, or
 - 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2013, Diodes Incorporated

www.diodes.com

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for LDO Voltage Regulators category:

Click to view products by Diodes Incorporated manufacturer:

Other Similar products are found below:

AP7363-SP-13 L79M05TL-E PT7M8202B12TA5EX TCR3DF185,LM(CT MP2013GQ-33-Z 059985X NCP4687DH15T1G 701326R

TCR2EN28,LF(S NCV8170AXV250T2G TCR2EN18,LF(S AP7315-25W5-7 IFX30081LDVGRNXUMA1 NCV47411PAAJR2G

AP2113KTR-G1 AP2111H-1.2TRG1 ZLDO1117QK50TC AZ1117IH-1.8TRG1 TCR3DG12,LF MIC5514-3.3YMT-T5 MIC5512-1.2YMT
T5 MIC5317-2.8YM5-T5 SCD7912BTG NCP154MX180270TAG SCD33269T-5.0G NCV8170BMX330TCG NCV8170AMX120TCG

NCP706ABMX300TAG NCP153MX330180TCG NCP114BMX075TCG MC33269T-3.5G CAT6243-ADJCMT5T TCR3DG33,LF

AP2127N-1.0TRG1 TCR4DG35,LF LT1117CST-3.3 LT1117CST-5 TAR5S15U(TE85L,F) TAR5S18U(TE85L,F) TCR3UG19A,LF

TCR4DG105,LF NCV8170AMX360TCG MIC94310-NYMT-T5 NCV8186BMN175TAG NCP715SQ15T2G MIC5317-3.0YD5-T5

NCV563SQ18T1G MIC5317-2.8YD5-T5 NCP715MX30TBG MIC5317-2.5YD5-T5