# 2:1 Active HDMI ${ }^{\text {TM }}$ Compatible Switch with Optimized Equalization for Enhanced Signal Integrity 

## Features

- Supply voltage, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%$
- Each Port can support DVI or HDMI ${ }^{\text {TM }}$ signals
- Supports both AC-coupled and DC-coupled inputs
- Supports DeepColor ${ }^{\mathrm{TM}}$
- High Performance, up to 2.5 Gbps per channel
- Switching support for 3 side band signals (SCL, SDA and HPD)
- 5 V Tolerance on all side band signals
- SCL, SDA, and HPD pins are the only pins that can support HOT INSERTION
- Integrated 50 -Ohm ( $\pm 10 \%$ ) termination resistors at each high speed signal input
- TMDS input termination control on all high speed inputs
- HDCP reset circuitry for quick communication when switching from one port to another
- Configurable output swing control ( $500 \mathrm{mV}, 750 \mathrm{mV}, 1000 \mathrm{mV}$ )
- Configurable Pre-Emphasis levels $(0 \mathrm{~dB}, 1.5 \mathrm{~dB}, 3.5 \mathrm{~dB}, \& 6.0 \mathrm{~dB})$
- Configurable De-Emphasis ( $0 \mathrm{~dB},-3.5 \mathrm{~dB},-6.0 \mathrm{~dB},-9.5 \mathrm{~dB}$ )
- Optimized Equalization

Single default setting will support all cable lengths

- ESD spec on all input TMDS pins is $\pm 6 \mathrm{kV}$ per IEC61000-4-2
- Propagation delay $\leq 2 n s$
- High Impedance Outputs when disabled
- Packaging (Pb-free \& Green): 56-contact TQFN (ZF56)


## Description

Pericom Semiconductor's PI3HDMI201 2:1 active switch circuit is targeted for high-resolution video networks that are based on DVI/HDMI ${ }^{\text {TM }}$ standards and TMDS signal processing. The PI3HDMI201 is an active 2 TMDS to 1 TMDS receiver switch with Hi-Z outputs. The device receives differential signals from selected video components and drives the video display unit. It provides three controllable output swings. The allowable output swings are $500 \mathrm{mV}, 750 \mathrm{mV}$ and 1000 mV . This solution also provides a unique advanced pre-emphasis technique to increase rise and fall times which are reduced during transmission across long distances.
Each complete HDMI/DVI channel also has slower speed, side band signals, that are required to be switched. Pericom's solution provides a complete solution by integrating the side band switch together with the high speed switch in a single solution. Using Equalization at the input of each of the high speed channels, Pericom can successfully eliminate deterministic jitter caused by long cables from the source to the sink. The elimination of the deterministic jitter allows the user to use much longer cables (up to 25 meters).
The maximum DVI/HDM Bandwidth of 2.5 Gbps provides 36bit DeepColor ${ }^{\text {TM }}$ support, which is offered by HDM revision 1.3. Due to its active uni-directional feature, this switch is designed for usage only for the video receiver's side. For consumer video networks, the device sits at the receiver's side to switch between multiple video components, such as PC, DVD, STB, D-VHS, etc. The PI3HDMI201 also provides enhanced robust ESD/EOS protection of $\pm 6 \mathrm{kV}$, which is required by many consumer video networks today.
The Optimized Equalization provides the user a single optimal setting that can provide HDMI compliance in regards to jitter for all cable lengths: 1 meter to 20 meters and color depths of $8 \mathrm{bit} / \mathrm{ch}$, or $12 \mathrm{bit} / \mathrm{ch}$.
Pericom also offers the ability to fine tune the equalization settings in situations where cable length is known. For example, if 25 meter cable length is required, Pericom's solution can be adjusted to 16 dB EQ to accept 25 meter cable length.

Pin Configuration (Top View)


## Receiver Block

Each input has integrated equalization that can eliminate deterministic jitter caused by 25 meter 24AWG cables. All activity can be configured using pin strapping. The Rx block is designed to receive all relevant signals directly from the $\mathrm{HDMI}^{\mathrm{TM}}$ connector without any additional circuitry, 3 High speed TMDS data, 1 pixel clock, 1 HPD signal, and DDC signals. TMDS channels have following termination scheme for Rx Sense support.

$\mathrm{x}=\mathrm{A}$ or B

## Pin Description

| Pin \# | Pin Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} 3 \\ 6 \\ 9 \\ 56 \end{gathered}$ | $\begin{gathered} \mathrm{D}_{0}+\mathrm{A} \\ \mathrm{D}_{1}+\mathrm{A} \\ \mathrm{D}_{2}+\mathrm{A} \\ \mathrm{CLK}+\mathrm{A} \end{gathered}$ | I | Port A TMDS Positive inputs |
| $\begin{aligned} & 15 \\ & 18 \\ & 21 \\ & 12 \end{aligned}$ | $\begin{gathered} \mathrm{D}_{0}+\mathrm{B} \\ \mathrm{D}_{1}+\mathrm{B} \\ \mathrm{D}_{2}+\mathrm{B} \\ \mathrm{CLK}+\mathrm{B} \end{gathered}$ | I | Port B TMDS Positive inputs |
| $\begin{gathered} 2 \\ 5 \\ 8 \\ 55 \end{gathered}$ | $\begin{gathered} \mathrm{D}_{0}-\mathrm{A} \\ \mathrm{D}_{1}-\mathrm{A} \\ \mathrm{D}_{2}-\mathrm{A} \\ \mathrm{CLK}-\mathrm{A} \end{gathered}$ | I | Port A TMDS Negative inputs |
| $\begin{aligned} & 14 \\ & 17 \\ & 20 \\ & 11 \end{aligned}$ | $\begin{gathered} \mathrm{D}_{0}-\mathrm{B} \\ \mathrm{D}_{1}-\mathrm{B} \\ \mathrm{D}_{2}-\mathrm{B} \\ \text { CLK-B } \end{gathered}$ | I | Port B TMDS Negative inputs |
| $4,10,16,22,32,38,44,54$ | GND |  | Ground |
| 51 | $\mathrm{HPD}_{\mathrm{A}}$ | O | Port A HPD output |
| 23 | $\mathrm{HPD}_{\text {B }}$ | O | Port B HPD output |
| 47 | HPD_Sink | I | Sink side hot plug detector input. |
| 50 | $\overline{\mathrm{OE}}$ | I | Output Enable, Active LOW |
| 53 | $\mathrm{SCL}_{\mathrm{A}}$ | I/O | Port A DDC Clock |
| 25 | $\mathrm{SCL}_{\mathrm{B}}$ | I/O | Port B DDC Clock |
| 45 | SCL_Sink | I/O | Sink Side DDC Clock |
| 52 | $\mathrm{SDA}_{\mathrm{A}}$ | I/O | Port A DDC Data |
| 24 | $\mathrm{SDA}_{\mathrm{B}}$ | I/O | Port B DDC Data |
| 46 | SDA_Sink | I/O | Sink Side DDC Data |
| 49 | SEL1 | I | Source Input Selector (See Truth Table) |
| 1, 7, 13, 19, 35, 41, 48 | $\mathrm{V}_{\mathrm{DD}}$ |  | 3.3 V Power Supply |
| $\begin{aligned} & 39 \\ & 36 \\ & 33 \\ & 42 \end{aligned}$ | $\begin{gathered} \mathrm{D}_{0^{+}} \\ \mathrm{D}_{1}+ \\ \mathrm{D}_{2}^{+} \\ \mathrm{CLK}+ \end{gathered}$ | O | TMDS positive outputs |
| $\begin{aligned} & 40 \\ & 37 \\ & 34 \\ & 43 \end{aligned}$ | $\begin{gathered} \mathrm{D}_{0^{-}} \\ \mathrm{D}_{1^{-}} \\ \mathrm{D}_{2-} \\ \text { CLK- } \end{gathered}$ | O | TMDS negative outputs |
| $\begin{aligned} & 28 \\ & 26 \end{aligned}$ | $\begin{aligned} & \hline \text { EQ_S0 } \\ & \text { EQ_S1 } \end{aligned}$ | I | Equalizer controls, Internal pull-ups are added to both. |
| $\begin{aligned} & 31 \\ & 30 \\ & 29 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{OC}-\mathrm{S} 0 \\ & \mathrm{OC} \text { O1 } \\ & \mathrm{OC} \text { _S2 } \end{aligned}$ | I | Output buffer controls Note: all 3 pins have internal pull-ups |
| 27 | SEL2 | I | Source Input Selector (See Truth Table) |

## Switch Block Diagram



## Truth Table

| $\overline{\mathrm{OE}}$ | SEL1 | SEL2 | Function for TMDS output | HPD $_{\mathrm{A}}$ | $\mathrm{HPD}_{\mathrm{B}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | X | Port A is active \& TMDS Rx <br> Termination on Port B goes to <br> 250K-Ohm | $\mathrm{HPD}_{-}$sink | L |
| 0 | 0 | 1 | Port B is active, \& TMDS Rx <br> Termination on Port A goes to <br> 250K-Ohm | L | HPD_sink |
| 0 | 0 | 0 | All TMDS outputs \& TMDS <br> inputs are Hi-Z, SCL/SDA (Port <br> A \& B) are off | L | L |
| 1 | X | X | All TMDS outputs are Hi-Z | Follow SEL1 and SEL2 | Follow SEL1 and SEL2 |

## OC Setting Value Logic Table

| Input Control Pins |  |  | Setting Value |  |
| :---: | :---: | :---: | :---: | :---: |
| OC_S2 $^{(1)}$ | OC_S1 $^{(1)}$ | OC_S0 $^{(1)}$ | V $_{\text {swing }}(\mathrm{mV})$ | Pre-emphasis (dB) |
| 1 | 1 | 1 | 500 | 0 |
| 1 | 1 | 0 | 750 | 0 |
| 1 | 0 | 1 | 1000 | 0 |
| 1 | 0 | 0 | 600 | 0 |
| 0 | 1 | 1 | 500 | 0 |
| 0 | 1 | 0 | 500 | 1.5 |
| 0 | 0 | 1 | 500 | 3.5 |
| 0 | 0 | 0 | 500 | 6 |

Note:

1. Integrated pull-ups

EQ Setting Value Logic Table for high speed data bits (TMDS CLK input is left at 3 dB default always)

| EQ_S1 $^{(1)}$ | EQ_S0 $^{(1)}$ | Setting Value |
| :---: | :---: | :--- |
| 0 | 0 | 15 dB on all high speed data inputs |
| 0 | 1 | 3dB on all high speed data inputs |
| 1 | 0 | 8 dB on all high speed data inputs |
| 1 | 1 | Optimized Equalization on all high speed data inputs (Default setting which can support all <br> cable lengths from 1meter to 20meters) |

## Notes:

1) Integrated internal pull-ups

Maximum Ratings
(Above which useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature .............................................. $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Supply Voltage to Ground Potential. | -0.5 V to +4.0 V |
| DC Input Voltage | $\ldots . .0 .5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ |
| DC Output Current. | .120 mA |
| Power Dissipation. | .... 1.0 W |

## Note:

Stresses greater than those listed under MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Recommended Operating Conditions

| Symbol | Parameter | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DD }}$ | Supply Voltage | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |
| TMDS Differential Pins ( $\mathrm{D}_{X} \pm \mathrm{A}, \mathrm{D}_{\mathrm{X}} \pm \mathrm{B}, \mathrm{CLK} \pm \mathrm{A}, \mathrm{CLK} \pm \mathrm{B}$ ) |  |  |  |  |  |
| $\mathrm{V}_{\text {ID }}$ | Receiver peak-to-peak differential input voltage | 150 |  | 1560 | mVp-p |
| $\mathrm{V}_{\text {IC }}$ | Input common mode voltage | 2 |  | $\mathrm{V}_{\mathrm{DD}}+0.01$ | V |
| $\mathrm{V}_{\text {DD }}$ | TMDS output termination voltage | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{R}_{\mathrm{T}}$ | Termination resistance | 45 | 50 | 55 | Ohm |
|  | Signaling rate | 0 |  | 2.5 | Gbps |
| Control Pins (OC_Sx, EQ_Sx, SEL, $\overline{\mathbf{O E}}$ ) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | LVTTL High-level input voltage | 2 |  | $\mathrm{V}_{\text {DD }}$ | V |
| $\mathrm{V}_{\text {IL }}$ | LVTTL Low-level input voltage | GND |  | 0.8 |  |
| DDC Pins (SCL, SCL_SINK, SDA, SDA_SINK) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{I}(\mathrm{DDC})}$ | Input voltage | GND |  | 5.5 | V |
| Status Pins (HPD_SINK) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | LVTTL High-level input voltage | 2 |  | 5.3 | V |
| $\mathrm{V}_{\text {IL }}$ | LVTTL Low-level input voltage | GND |  | 0.8 |  |

## TMDS Compliance Test Results

| Item | $\mathrm{HDMI}^{\text {TM }} 1.3$ Spec | Pericom Product Spec |
| :---: | :---: | :---: |
| Operating Conditions |  |  |
| Termination Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ | $3.3 \mathrm{~V} \leq 5 \%$ | $3.30 \pm 5 \%$ |
| Terminal Resistance | $50-\mathrm{Ohm} \pm 10 \%$ | 45 to 55-Ohm |
| Source DC Characteristics at TP1 |  |  |
| Single-ended high level output voltage, VH | $\mathrm{V}_{\mathrm{DD}} \pm 10 \mathrm{mV}$ | $\mathrm{V}_{\mathrm{DD}} \pm 10 \mathrm{mV}$ |
| Single-ended low level output voltage, VL | $\left(\mathrm{V}_{\mathrm{DD}}-600 \mathrm{mV}\right) \leq \mathrm{VL} \leq\left(\mathrm{V}_{\mathrm{DD}}-400 \mathrm{mV}\right)$ | $\begin{aligned} & \left(\mathrm{V}_{\mathrm{DD}}-600 \mathrm{mV}\right) \leq \mathrm{VL} \leq \\ & \left(\mathrm{V}_{\mathrm{DD}}-400 \mathrm{mV}\right) \end{aligned}$ |
| Single-ended output swing voltage, Vswing | $400 \mathrm{mV} \leq$ Vswing $\leq 600 \mathrm{mV}$ | $400 \mathrm{mV} \leq$ Vswing $\leq 600 \mathrm{mV}$ |
| Single-ended standby (off) output voltage, Voff | $\mathrm{V}_{\mathrm{DD}} \pm 10 \mathrm{mV}$ | $\mathrm{V}_{\mathrm{DD}} \pm 10 \mathrm{mV}$ |
| Transmitter AC Characteristics at TP1 |  |  |
| Risetime/Falltime (20\%-80\%) | 75 ps $\leq$ Risetime/Falltime $\leq 0.4$ Tbit ( $75 \mathrm{ps} \leq \mathrm{tr} / \mathrm{tf} \leq 242 \mathrm{ps}$ ) @ 1.65 Gbps | 240ps |
| Intra-Pair Skew at Transmitter Connector, max | $\begin{aligned} & 0.15 \mathrm{Tbit} \\ & \text { (90.9ps @ } 1.65 \mathrm{Gbps} \text { ) } \end{aligned}$ | 60ps max |
| Inter-Pair Skew at Transmitter Connector, max | 0.2 Tpixel <br> (1.2ns @ 1.65 Gbps) | 100ps max |
| Clock Jitter, max | $\begin{aligned} & 0.25 \text { Tbit } \\ & (151.5 \mathrm{ps} @ 1.65 \mathrm{Gbps}) \end{aligned}$ | 82ps max |
| Sink Operating DC Characteristics at TP2 |  |  |
| Input Differential Voltage Level, Vdiff | $150 \leq$ Vdiff $\leq 1200 \mathrm{mV}$ | $150 \mathrm{mV} \leq \mathrm{V}_{\text {DIFF }} \leq 1200 \mathrm{mV}$ |
| Input Common Mode Voltage Level, $\mathrm{V}_{\text {ICM }}$ | $\begin{aligned} & \left(\mathrm{V}_{\mathrm{DD}}-300 \mathrm{mV}\right) \leq \mathrm{Vicm} \leq \\ & \left(\mathrm{V}_{\mathrm{DD}}-37.5 \mathrm{mV}\right) \\ & \text { Or } \\ & \mathrm{V}_{\mathrm{DD}} \pm 10 \% \end{aligned}$ | $\begin{aligned} & \left(\mathrm{V}_{\mathrm{DD}}-300 \mathrm{mV}\right) \leq \mathrm{Vicm} \leq \\ & \left(\mathrm{V}_{\mathrm{DD}}-37.5 \mathrm{mV}\right) \\ & \mathrm{Or} \\ & \mathrm{~V}_{\mathrm{DD}} \pm 10 \% \end{aligned}$ |
| Sink DC Characteristics When Source Disabled or Disconnected at TP2 |  |  |
| Differential Voltage Level | $\mathrm{V}_{\mathrm{DD}} \pm 10 \mathrm{mV}$ | $\mathrm{V}_{\mathrm{DD}} \pm 10 \mathrm{mV}$ |

Electrical Characteristics (over recommended operating conditions unless otherwise noted)

| Symbol | Parameter | Test Conditions | Min. | Typ. ${ }^{(1)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{~V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{DD}}-0.4 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{T}}=50-\mathrm{Ohm}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \\ & \mathrm{OC} \_\mathrm{SX}=\mathrm{LOW}, \mathrm{x}=0,1,2 \end{aligned}$ |  | 120 |  | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation |  |  | 400 |  | mW |
| ICCQ | Standby Current | $\begin{aligned} & \overline{\mathrm{OE}}=\mathrm{HIGH}, \mathrm{SEL} 1=\text { Low, } \\ & \mathrm{SEL} 2=\text { Low, } \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \end{aligned}$ |  | 8 |  | mA |

TMDS Differential Pins ( $\mathrm{D}_{\mathrm{X}} \pm \mathrm{A}, \mathrm{D}_{\mathrm{X}} \pm \mathrm{B}, \mathrm{D}_{\mathrm{X}} \pm, \mathrm{CLK} \pm \mathrm{A}, \mathrm{CLK} \pm \mathrm{B}, \mathrm{CLK} \pm$ )

| $\mathrm{V}_{\mathrm{OH}}$ | Single-ended high-level output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=50-\mathrm{Ohm} \\ & \text { Pre-emphasis } / \text { De-emphasis }=0 \mathrm{~dB} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}^{-}} \\ & 10 \end{aligned}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}+ \\ 10 \end{gathered}$ | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OL | Single-ended low-level output voltage |  | V ${ }_{\text {DD }}$ -600 |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}} \\ & -400 \end{aligned}$ |  |
| $\mathrm{V}_{\text {swing }}$ | Single-ended output swing voltage |  | 400 |  | 600 |  |
| VOD(0) | Overshoot of output differential voltage |  |  | 6\% | 15\% | $\begin{gathered} 2 \mathrm{x} \\ \mathrm{~V}_{\text {swing }} \end{gathered}$ |
| VOD(U) | Undershoot of output differential voltage |  |  | 12\% | 25\% |  |
| $\Delta \mathrm{V}_{\text {OC(SS }}$ | Change in steady-state common-mode output voltage between logic states |  |  | 0.5 | 5 | mV |
| $\left\|\mathrm{I}_{(\mathrm{OS})}\right\|$ | Short circuit output current |  |  |  | 12 | mA |
| V ODE(SS) | Steady state output differential voltage | $\text { OC_Sx }=\mathrm{GND}, \mathrm{Dx} \pm \mathrm{AB}=250$ <br> Mbps HDMI ${ }^{\mathrm{TM}}$ data pattern, $\mathrm{X}=0,1,2$ <br> $\mathrm{CLK} \pm \mathrm{A}, \mathrm{B}=25 \mathrm{MHz}$ clock | 560 |  | 840 | mVp-p |
| VODE(PP) | Peak-to-peak output differential voltage |  | 800 |  | 1200 |  |
| $\mathrm{V}_{\text {I(open) }}$ | Single-ended input voltage under high impedance input or open input | $\mathrm{I}_{\mathrm{I}}=10 \mu \mathrm{~A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & -10 \end{aligned}$ |  | $\mathrm{V}_{\mathrm{DD}}+10$ | mV |
| $\mathrm{R}_{\text {INT }}$ | Input termination resistance | $\mathrm{V}_{\text {IN }}=2.9 \mathrm{~V}$ | 45 | 50 | 55 | Ohm |

DDC I/O Pins (SCL, SCL_SINK, SDA, SDA_SINK)

| $\left\|\mathrm{I}_{1 \mathrm{~kg}}\right\|$ | Input leakage current | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ | -50 |  | 50 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ | -20 |  | 20 |  |
| $\mathrm{C}_{\mathrm{IO}}$ | Input/output capacitance | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ |  | 7.5 |  | pF |
| $\mathrm{R}_{\mathrm{ON}}$ | Switch resistance | $\mathrm{I}_{\mathrm{O}}=3 \mathrm{~mA}, \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  | 25 | 50 | Ohm |
| $V_{\text {PASS }}$ | Switch output voltage | $\mathrm{V}_{\mathrm{I}}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{I}}=100 \mu \mathrm{~A}$ | $1.5{ }^{(2)}$ | 2.0 | $2.5^{(3)}$ | V |
| Status Pins (HPD) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}(\mathrm{TTL}}$ | TTL High-level output voltage | $\mathrm{IOH}^{\prime}=-4 \mathrm{~mA}$ | 2.4 |  |  | V |
| V OL (TTL) | TTL Low-level output voltage | $\mathrm{IOL}^{\prime}=4 \mathrm{~mA}$ |  |  | 0.4 | V |

(Table Continued)

Electrical Characteristics (Continued)

| Symbol | Parameter | Test Conditions | Min. | Typ. ${ }^{(1)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Control Pins (SEL, $\overline{\mathrm{OE}}$ ) |  |  |  |  |  |  |
| $\left\|\mathrm{I}_{\mathrm{IH}}\right\|$ | High-level digital input current | $\mathrm{V}_{\mathrm{IH}}=2.0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| \| IIL | | Low-level digital input current | $\mathrm{V}_{\text {IL }}=\mathrm{GND}$ or 0.8 V | -10 |  | 10 |  |
| Status Pins (HPD_SINK) |  |  |  |  |  |  |
| \| $\mathrm{IIH}{ }^{\text {\| }}$ | High-level digital input current | $\mathrm{V}_{\mathrm{IH}}=5.3 \mathrm{~V}$ | -50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IH }}=2.0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ | -10 |  | 10 |  |
| \| IIL | | Low-level digital input current | $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ or 0.8 V | -10 |  | 10 |  |

Notes:

1. All typical values are at $25^{\circ} \mathrm{C}$ and with a 3.3 V supply.
2. The value is tested in full temperature range at 3.0 V .

3 . The value is tested in full temperature range at 3.6 V .

Switching Characteristics (over recommended operating conditions unless otherwise noted)

| Symbol | Parameter | Test Conditions | Min. | Typ. ${ }^{(1)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMDS Differential Pins (Dx $\pm$, CLK $\pm$ ) |  |  |  |  |  |  |
| tpd | Propagation delay | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=50-\mathrm{Ohm}$, pre-emphasis/de-emphasis $=0 \mathrm{~dB}$ |  |  | 2000 | ps |
| $\mathrm{t}_{\mathrm{r}}$ | Differential output signal rise time $(20 \%-80 \%)$ |  | 75 |  | 240 |  |
| $t_{f}$ | Differential output signal fall time $(20 \%-80 \%)$ |  | 75 |  | 240 |  |
| $\mathrm{t}_{\text {sk(p) }}$ | Pulse skew |  |  | 10 | 50 |  |
| $\mathrm{t}_{\text {sk( }}$ ( ) | Intra-pair differential skew |  |  | 23 | 50 |  |
| $\mathrm{t}_{\text {sk(o) }}$ | Inter-pair differential skew ${ }^{(2)}$ |  |  |  | 100 |  |
| $\mathrm{t}_{\mathrm{jit}}(\mathrm{pp})$ | Peak-to-peak output jitter from CLK $\pm$ residual jitter | pre-emphasis/de-emphasis $=0 \mathrm{~dB}$, $\mathrm{Dx} \pm \mathrm{A}, \mathrm{B}=1.65 \mathrm{Gbps} \mathrm{HDMI}^{\mathrm{TM}}$ data pattern, $\mathrm{x}=0,1,2$ <br> $\mathrm{CLK} \pm \mathrm{A}, \mathrm{B}=165 \mathrm{MHz}$ clock |  | 15 | 30 |  |
| $\mathrm{t}_{\mathrm{jit}(\mathrm{pp})}$ | Peak-to-peak output jitter from Dx $\pm$ residual jitter |  |  | 18 | 50 |  |
| $t_{\text {DE }}$ | De-emphasis duration | de-emphasis $=-3.5 \mathrm{~dB}, \mathrm{Dx} \pm \mathrm{A}, \mathrm{B}=$ $250 \mathrm{Mbps} \mathrm{HDMI}^{\mathrm{TM}}$ data pattern, $\mathrm{x}=0,1,2$ <br> $\mathrm{CLK} \pm \mathrm{A}, \mathrm{B}=25 \mathrm{MHz}$ clock |  | 240 |  |  |
| $\mathrm{t}_{\text {SX }}$ | Select to switch output |  |  |  | 10 |  |
| ten | Enable time |  |  |  | 200 | ns |
| $\mathrm{t}_{\text {dis }}$ | Disable time |  |  |  | 10 |  |
| DDC I/O Pins (SCL, SCL_SINK, SDA, SDA_SINK) |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{pd}(\mathrm{DDC})}$ | Propagation delay from SCLn to SCL_SINK or SDAn to SDA_SINK or SDA_SINK to SDAn | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  | 0.4 | 2.5 | ns |
| Control and Status Pins (SEL, HPD_SINK, HPD) |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{pd}(\mathrm{HPD})}$ | Propagation delay (from HPD_SINK to the active port of HPD) | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  | 2 | 6.0 | ns |
| $\mathrm{t}_{\text {sx }}$ (HPD) | Switch time (from port select to the latest valid status of HPD) |  |  | 3 | 6.5 |  |

## Notes:

1. All typical values are at $25^{\circ} \mathrm{C}$ and with a 3.3 V supply.
2. $\mathrm{t}_{\mathrm{sk}(\mathrm{o})}$ is the magnitude of the difference in propagation delay times between any specified terminals of channel 2 to 4 of a device when inputs are tied together.

## Application Information

## Supply Voltage

All $V_{D D}$ pins are recommended to have a $0.1 \mu \mathrm{~F}$ capacitor tied from $\mathrm{V}_{\mathrm{DD}}$ to GND to filter supply noise

## TMDS inputs

Standard TMDS terminations have already been integrated into Pericom's PI3HDMI201 device. Therefore, external terminations are not required. Any unused port must be left floating and not tied to GND.

TMDS output oscillation elimination
The TMDS inputs do not incorporate a squelch circuit. Therefore, we recommend the input to be externally biased to prevent output oscillation. One pin will be pulled high to $\mathrm{V}_{\mathrm{DD}}$ with the other grounded through a 1.5 KOhm resistor as shown.


TMDS Input Fail-Safe Recommendation

## 2:1 Active HDMI ${ }^{\text {TM }}$ Compatible Switch with Optimized Equalization for Enhanced Signal Integrity

## Recommended Power Supply Decoupling Circuit

Figure 1 is the recommended power supply decoupling circuit configuration. It is recommended to put $0.1 \mu \mathrm{~F}$ decoupling capacitors on each $V_{D D}$ pins of our part, there are four $0.1 \mu \mathrm{~F}$ decoupling capacitors are put in Figure 1 with an assumption of only four $V_{D D}$ pins on our part, if there is more or less $V_{D D}$ pins on our Pericom parts, the number of $0.1 \mu \mathrm{~F}$ decoupling capacitors should be adjusted according to the actual number of $V_{D D}$ pins. On top of $0.1 \mu \mathrm{~F}$ decoupling capacitors on each $\mathrm{V}_{\mathrm{DD}}$ pins, it is recommended to put a $10 \mu \mathrm{~F}$ decoupling capacitor near our part's $\mathrm{V}_{\mathrm{DD}}$, it is for stabilizing the power supply for our part. Ferrite bead is also recommended for isolating the power supply for our part and other power supplies in other parts of the circuit. But, it is optional and depends on the power supply conditions of other circuits.


Figure 1 Recommended Power Supply Decoupling Circuit Diagram

## 2:1 Active HDMI ${ }^{\text {TM }}$ Compatible Switch with Optimized Equalization for Enhanced Signal Integrity

## Requirements on the Decoupling Capacitors

There is no special requirement on the material of the capacitors. Ceramic capacitors are generally being used with typically materials of X5R or X7R.

## Layout and Decoupling CapacitorPlacement Consideration

i. Each $0.1 \mu \mathrm{~F}$ decoupling capacitor should be placed as close as possible to each $\mathrm{V}_{\mathrm{DD}}$ pin.
ii. $V_{D D}$ and GND planes should be used to provide a low impedance path for power and ground.
iii. Via holes should be placed to connect to $\mathrm{V}_{\mathrm{DD}}$ and GND planes directly.
iv. Trace should be as wide as possible
v. Trace should be as short as possible.
vi. The placement of decoupling capacitor and the way of routing trace should consider the power flowing criteria.
vii. $10 \mu \mathrm{~F}$ capacitor should also be placed closed to our part and should be placed in the middle location of $0.1 \mu \mathrm{~F}$ capacitors.
viii. Avoid the large current circuit placed close to our part; especially when it is shared the same $\mathrm{V}_{\mathrm{DD}}$ and GND planes. Since large current flowing on our $\mathrm{V}_{\mathrm{DD}}$ or GND planes will generate a potential variation on the $\mathrm{V}_{\mathrm{DD}}$ or GND of our part.


Figure 2 Layout and Decoupling Capacitor Placement Diagram

## Package Mechanical: 56-pin, Low Profile Quad Flat Package (ZF56)


Pin 1 INDEX AREA


1. ALL DIMENSION ARE $\operatorname{IN} \mathrm{mm}$. ANGLES IN DEGREES.
2. BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
3. REFER JEDEC MO-220 MODIFIED.
4. Thermal Via Diameter. Recommended $0.2 \sim 0.33 \mathrm{~mm}$
5. Thermal Via Pitch. Recommended 1.27 mm

| 7 Semiconductor Corporation |
| :--- |
| DESCRIPTION: $56-c o n t a c t$, Thin Fine Pitch Quad Flat No-lead (TQFN) |
| PACKAGE CODE: ZF56 |
| DOCUMENT CONTROL \#: PD-2024 |

08-0208

## Ordering Information

| Ordering Code | Package Code | Package Description |
| :---: | :---: | :---: |
| PI3HDMI201ZFE | ZF | 56-pin, Pb-free \& Green TQFN |

## Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- $\mathrm{E}=\mathrm{Pb}$-free and Green
- Adding an X Suffix = Tape/Reel
- HDMI \& DeepColor are trademarks of Silicon Image


## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Multiplexer Switch ICs category:
Click to view products by Diodes Incorporated manufacturer:
Other Similar products are found below :
NLV74HC4066ADR2G HEF4051BP MC74HC4067ADTG DG508AAK/883B NLV14051BDG 016400E PI3V512QE 7705201EC PI2SSD3212NCE PI3L100QE NLAS3257CMX2TCG PI5A3157BC6EX PI3V512QEX PI3DBS16213ZLEX PI3DBS16415ZHEX PS509LEX MUX36S16IRSNR 74LVC1G3157GM-Q10X TC7W53FK,LF CD4053BM96 MC74HC4053ADWR2G MAX4051AEEE+ PI3L720ZHEX ADG1404YRUZ-REEL7 ADG1208YRZ-REEL7 CD4053BPWRG4 ADG658TRUZ-EP FSA1256L8X_F113 PI5V330QE PI5V331QE 5962-8771601EA ADG5249FBRUZ ADG1438BRUZ ADG5207BCPZ-RL7 ADW54003-0 AD7506JNZ AD7506KNZ AD7506SQ AD8170AR AD8183ARUZ AD8184ANZ AD8185ARUZ AD8187ARUZ AD8188ARUZ AD8189ARUZ ADG1208YRUZREEL7 ADG1409YCPZ-REEL7 ADG5209FBRUZ ADG1408YRUZ-REEL7 ADG659YRUZ-REEL7

