

Dual Mode DisplayPort™ to DVI/HDMI™ Electrical bridge (Level Shifter)

Features

- Converts low-swing AC coupled differential input to HDMI™ rev 1.3 compliant open-drain current steering Rx terminated differential output
- HDMI Level shifting operation up to 2.5Gbps per lane (250MHz pixel clock)
- Integrated 50-ohm termination resistors for AC-coupled differential inputs.
- Provide Output Squelch function to turn off TMDS common mode output buffer when TMDS clock is not present
- Enable/Disable feature to turn off TMDS outputs to enter low-power state.
- Output slew rate control on TMDS outputs to minimize EMI
- Integrated Active / Passive DDC level shifters (3.3V source to 5V sink)
- Transparent operation: no re-timing or configuration required
- Level shifter for HPD signal from HDMI/DVI connector
- Integrated pull-down on HPD_SINK input guarantees "input low" when no display is plugged in
- 3.3V Power supply required
- TMDS output enable control
- ESD protection on all I/O pins
 - 4kV HBM
 - ±8kV contact ESD protection on the following pins
 - OUT_Dx±
 - SDA_SINK, SCL_SINK
 - HPD_SINK
- Packaging (Pb-free & Green available):
 - 48 TQFN, 7mm × 7mm (ZBE)


Description

Pericom Semiconductor's PI3VDP411LSA provides the ability to use a Dual-mode DisplayPort™ transmitter in HDMI™ mode. This flexibility provides the user a choice of how to connect to their favorite display. All signal paths accept AC coupled video signals. The PI3VDP411LSA converts this AC coupled signal into an HDMI rev 1.3 compliant signal with proper signal swing. This conversion is automatic and transparent to the user.


Output squelch function is provided for each channel. When output channel is enable (OE#=0) and operating, that TMDS pixel clock input signal determines whether the output is enabled. When no TMDS pixel clock is present, TMDS output channel will be disabled.

The PI3VDP411LSA supports up to 2.5Gbps, which provides 12-bits of color depth per channel, as indicated in HDMI rev 1.3.

Pin Configuration (48-Pin TQFN)



Block Diagram



Pin Description

Pin	Name	I/O Type	Descriptions												
1, 5, 12, 18, 24, 27, 31, 36, 37, 43	GND	POWER	GROUND												
2, 11, 15, 21, 26, 33, 40, 46	V _{DD}	POWER	POWER, 3.3V ±10%												
3, 4	SR0, SR1	I	Slew Rate Control. Acceptable connections to SRx pin are: resistor to 3.3V or short to GND. (internal 200KΩ pull-LOW)												
6, 35	NC	O	No Connect												
7	HPD_SOURCE	O	HPD_SOURCE: 0V to 3.3V (nominal) output signal. HPD_Sink input can be as high as 5V and then HPD_Source will output no higher than 3.3V.												
8	SDA_SOURCE	I/O	3.3V DDC Data I/O. Pulled up by external termination to 3.3V.												
			<table border="1"> <tr> <td>DDC_EN</td> <td>DDCBSEL</td> <td>DDC level shifter type</td> </tr> <tr> <td>Low</td> <td>X</td> <td>DISABLE DDC level shifter</td> </tr> <tr> <td>High</td> <td>Low</td> <td>Passive level shifter ENABLE Connected to SDA_SINK through voltage-limiting integrated NMOS passgate</td> </tr> <tr> <td>High</td> <td>High</td> <td>Active level shifter ENABLE Connected to SDA_SINK through bi-direction buffer</td> </tr> </table>	DDC_EN	DDCBSEL	DDC level shifter type	Low	X	DISABLE DDC level shifter	High	Low	Passive level shifter ENABLE Connected to SDA_SINK through voltage-limiting integrated NMOS passgate	High	High	Active level shifter ENABLE Connected to SDA_SINK through bi-direction buffer
			DDC_EN	DDCBSEL	DDC level shifter type										
			Low	X	DISABLE DDC level shifter										
High	Low	Passive level shifter ENABLE Connected to SDA_SINK through voltage-limiting integrated NMOS passgate													
High	High	Active level shifter ENABLE Connected to SDA_SINK through bi-direction buffer													
<table border="1"> <tr> <td>DDC_EN</td> <td>DDCBSEL</td> <td>DDC level shifter type</td> </tr> <tr> <td>Low</td> <td>X</td> <td>DISABLE DDC level shifter</td> </tr> <tr> <td>High</td> <td>Low</td> <td>Passive level shifter ENABLE Connected to SCL_SINK through voltage-limiting integrated NMOS passgate</td> </tr> <tr> <td>High</td> <td>High</td> <td>Active level shifter ENABLE Connected to SCL_SINK through bi-direction buffer</td> </tr> </table>	DDC_EN	DDCBSEL	DDC level shifter type	Low	X	DISABLE DDC level shifter	High	Low	Passive level shifter ENABLE Connected to SCL_SINK through voltage-limiting integrated NMOS passgate	High	High	Active level shifter ENABLE Connected to SCL_SINK through bi-direction buffer			
DDC_EN	DDCBSEL	DDC level shifter type													
Low	X	DISABLE DDC level shifter													
High	Low	Passive level shifter ENABLE Connected to SCL_SINK through voltage-limiting integrated NMOS passgate													
High	High	Active level shifter ENABLE Connected to SCL_SINK through bi-direction buffer													
<table border="1"> <tr> <td>DDC_EN</td> <td>DDCBSEL</td> <td>DDC level shifter type</td> </tr> <tr> <td>Low</td> <td>X</td> <td>DISABLE DDC level shifter</td> </tr> <tr> <td>High</td> <td>Low</td> <td>Passive level shifter ENABLE Connected to SCL_SINK through voltage-limiting integrated NMOS passgate</td> </tr> <tr> <td>High</td> <td>High</td> <td>Active level shifter ENABLE Connected to SCL_SINK through bi-direction buffer</td> </tr> </table>	DDC_EN	DDCBSEL	DDC level shifter type	Low	X	DISABLE DDC level shifter	High	Low	Passive level shifter ENABLE Connected to SCL_SINK through voltage-limiting integrated NMOS passgate	High	High	Active level shifter ENABLE Connected to SCL_SINK through bi-direction buffer			
DDC_EN	DDCBSEL	DDC level shifter type													
Low	X	DISABLE DDC level shifter													
High	Low	Passive level shifter ENABLE Connected to SCL_SINK through voltage-limiting integrated NMOS passgate													
High	High	Active level shifter ENABLE Connected to SCL_SINK through bi-direction buffer													
9	SCL_SOURCE	I/O	3.3V DDC Data I/O. Pulled up by external termination to 3.3V.												
			<table border="1"> <tr> <td>DDC_EN</td> <td>DDCBSEL</td> <td>DDC level shifter type</td> </tr> <tr> <td>Low</td> <td>X</td> <td>DISABLE DDC level shifter</td> </tr> <tr> <td>High</td> <td>Low</td> <td>Passive level shifter ENABLE Connected to SCL_SINK through voltage-limiting integrated NMOS passgate</td> </tr> <tr> <td>High</td> <td>High</td> <td>Active level shifter ENABLE Connected to SCL_SINK through bi-direction buffer</td> </tr> </table>	DDC_EN	DDCBSEL	DDC level shifter type	Low	X	DISABLE DDC level shifter	High	Low	Passive level shifter ENABLE Connected to SCL_SINK through voltage-limiting integrated NMOS passgate	High	High	Active level shifter ENABLE Connected to SCL_SINK through bi-direction buffer
			DDC_EN	DDCBSEL	DDC level shifter type										
Low	X	DISABLE DDC level shifter													
High	Low	Passive level shifter ENABLE Connected to SCL_SINK through voltage-limiting integrated NMOS passgate													
High	High	Active level shifter ENABLE Connected to SCL_SINK through bi-direction buffer													
<table border="1"> <tr> <td>DDC_EN</td> <td>DDCBSEL</td> <td>DDC level shifter type</td> </tr> <tr> <td>Low</td> <td>X</td> <td>DISABLE DDC level shifter</td> </tr> <tr> <td>High</td> <td>Low</td> <td>Passive level shifter ENABLE Connected to SCL_SINK through voltage-limiting integrated NMOS passgate</td> </tr> <tr> <td>High</td> <td>High</td> <td>Active level shifter ENABLE Connected to SCL_SINK through bi-direction buffer</td> </tr> </table>	DDC_EN	DDCBSEL	DDC level shifter type	Low	X	DISABLE DDC level shifter	High	Low	Passive level shifter ENABLE Connected to SCL_SINK through voltage-limiting integrated NMOS passgate	High	High	Active level shifter ENABLE Connected to SCL_SINK through bi-direction buffer			
DDC_EN	DDCBSEL	DDC level shifter type													
Low	X	DISABLE DDC level shifter													
High	Low	Passive level shifter ENABLE Connected to SCL_SINK through voltage-limiting integrated NMOS passgate													
High	High	Active level shifter ENABLE Connected to SCL_SINK through bi-direction buffer													
10	DDCBSEL	I	Active DDC level shifter enable pin. (internal 200KΩ pull-LOW)												
			<table border="1"> <tr> <td>DDCBSEL</td> <td>DDC path</td> </tr> <tr> <td>Low (0V)</td> <td>Passive DDC level shifter</td> </tr> <tr> <td>High (3.3V)</td> <td>Active DDC level shifter</td> </tr> </table>	DDCBSEL	DDC path	Low (0V)	Passive DDC level shifter	High (3.3V)	Active DDC level shifter						
			DDCBSEL	DDC path											
Low (0V)	Passive DDC level shifter														
High (3.3V)	Active DDC level shifter														
<table border="1"> <tr> <td>DDCBSEL</td> <td>DDC path</td> </tr> <tr> <td>Low (0V)</td> <td>Passive DDC level shifter</td> </tr> <tr> <td>High (3.3V)</td> <td>Active DDC level shifter</td> </tr> </table>	DDCBSEL	DDC path	Low (0V)	Passive DDC level shifter	High (3.3V)	Active DDC level shifter									
DDCBSEL	DDC path														
Low (0V)	Passive DDC level shifter														
High (3.3V)	Active DDC level shifter														
13	OUT_D4+	O	HDMI 1.3 compliant TMDS output. OUT_D4+ makes a differential output signal with OUT_D4-.												
14	OUT_D4-	O	HDMI 1.3 compliant TMDS output. OUT_D4- makes a differential output signal with OUT_D4+												
16	OUT_D3+	O	HDMI 1.3 compliant TMDS output. OUT_D3+ makes a differential output signal with OUT_D3-.												
17	OUT_D3-	O	HDMI 1.3 compliant TMDS output. OUT_D3- makes a differential output signal with OUT_D3+												

Pin	Name	I/O Type	Descriptions												
19	OUT_D2+	O	HDMI 1.3 compliant TMDS output. OUT_D2+ makes a differential output signal with OUT_D2-.												
20	OUT_D2-	O	HDMI 1.3 compliant TMDS output. OUT_D2- makes a differential output signal with OUT_D2+												
22	OUT_D1+	O	HDMI 1.3 compliant TMDS output. OUT_D1+ makes a differential output signal with OUT_D1-.												
23	OUT_D1-	O	HDMI 1.3 compliant TMDS output. OUT_D1- makes a differential output signal with OUT_D1+												
25	OE#	I	<p>Enable for level shifter path.</p> <table border="1"> <thead> <tr> <th>OE#</th> <th>IN_D Termination</th> <th>OUT_D Outputs</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>> 100KΩ</td> <td>High-Z</td> </tr> <tr> <td>0</td> <td>50Ω</td> <td>Active</td> </tr> </tbody> </table>	OE#	IN_D Termination	OUT_D Outputs	1	> 100KΩ	High-Z	0	50Ω	Active			
OE#	IN_D Termination	OUT_D Outputs													
1	> 100KΩ	High-Z													
0	50Ω	Active													
28	SCL_SINK	I/O	<p>5V DDC Clock I/O. Pulled up by external termination to 5V.</p> <table border="1"> <thead> <tr> <th>DDC_EN</th> <th>DDCBSEL</th> <th>DDC level shifter type</th> </tr> </thead> <tbody> <tr> <td>Low</td> <td>X</td> <td>DISABLE DDC level shifter</td> </tr> <tr> <td>High</td> <td>Low</td> <td>Passive level shifter ENABLE Connected to SCL_SOURCE through voltage-limiting integrated NMOS passgate</td> </tr> <tr> <td>High</td> <td>High</td> <td>Active level shifter ENABLE Connected to SCL_SOURCE through bi-direction buffer</td> </tr> </tbody> </table>	DDC_EN	DDCBSEL	DDC level shifter type	Low	X	DISABLE DDC level shifter	High	Low	Passive level shifter ENABLE Connected to SCL_SOURCE through voltage-limiting integrated NMOS passgate	High	High	Active level shifter ENABLE Connected to SCL_SOURCE through bi-direction buffer
DDC_EN	DDCBSEL	DDC level shifter type													
Low	X	DISABLE DDC level shifter													
High	Low	Passive level shifter ENABLE Connected to SCL_SOURCE through voltage-limiting integrated NMOS passgate													
High	High	Active level shifter ENABLE Connected to SCL_SOURCE through bi-direction buffer													
29	SDA_SINK	I/O	<p>5V DDC Data I/O. Pulled up by external termination to 5V.</p> <table border="1"> <thead> <tr> <th>DDC_EN</th> <th>DDCBSEL</th> <th>DDC level shifter type</th> </tr> </thead> <tbody> <tr> <td>Low</td> <td>X</td> <td>DISABLE DDC level shifter</td> </tr> <tr> <td>High</td> <td>Low</td> <td>Passive level shifter ENABLE Connected to SDA_SOURCE through voltage-limiting integrated NMOS passgate</td> </tr> <tr> <td>High</td> <td>High</td> <td>Active level shifter ENABLE Connected to SDA_SOURCE through bi-direction buffer</td> </tr> </tbody> </table>	DDC_EN	DDCBSEL	DDC level shifter type	Low	X	DISABLE DDC level shifter	High	Low	Passive level shifter ENABLE Connected to SDA_SOURCE through voltage-limiting integrated NMOS passgate	High	High	Active level shifter ENABLE Connected to SDA_SOURCE through bi-direction buffer
DDC_EN	DDCBSEL	DDC level shifter type													
Low	X	DISABLE DDC level shifter													
High	Low	Passive level shifter ENABLE Connected to SDA_SOURCE through voltage-limiting integrated NMOS passgate													
High	High	Active level shifter ENABLE Connected to SDA_SOURCE through bi-direction buffer													
30	HPD_SINK	I	Low Frequency, 0V to 5V (nominal) input signal. This signal comes from the TMDS connector. Voltage High indicates “plugged” state; voltage low indicated “unplugged”. HPD_SINK is pulled down by an integrated 100K ohm pull-down resistor.												
32	DDC_EN	I	<p>Enables DDC level shifter path</p> <table border="1"> <thead> <tr> <th>DDC_EN</th> <th>Passgate</th> </tr> </thead> <tbody> <tr> <td>Low (0V)</td> <td>Disable</td> </tr> <tr> <td>High (3.3V)</td> <td>Enable</td> </tr> </tbody> </table>	DDC_EN	Passgate	Low (0V)	Disable	High (3.3V)	Enable						
DDC_EN	Passgate														
Low (0V)	Disable														
High (3.3V)	Enable														

Pin	Name	I/O Type	Descriptions	
34	SQSEL	I	TMDS clock detection setting Pulled up by external termination to 3.3V or short to GND.	
			SQSEL	Clock Monitor Pin
			0	Device monitor HDMI pixel clock on Pin38/39 (Channel IN_D1±)
			1	Device monitor DVI pixel clock on Pin 47/48 (Channel IN_D4±)
38	IN_D1-	I	Low-swing diff input from DP Tx outputs. IN_D1- makes a differential pair with IN_D1+.	
39	IN_D1+	I	Low-swing diff input from DP Tx outputs. IN_D1+ makes a differential pair with IN_D1-.	
41	IN_D2-	I	Low-swing diff input from DP Tx outputs. IN_D2- makes a differential pair with IN_D2+.	
42	IN_D2+	I	Low-swing diff input from DP Tx outputs. IN_D2+ makes a differential pair with IN_D2-.	
44	IN_D3-	I	Low-swing diff input from DP Tx outputs. IN_D3- makes a differential pair with IN_D3+.	
45	IN_D3+	I	Low-swing diff input from DP Tx outputs. IN_D3+ makes a differential pair with IN_D3-.	
47	IN_D4-	I	Low-swing diff input from DP Tx outputs. IN_D4- makes a differential pair with IN_D4+.	
48	IN_D4+	I	Low-swing diff input from DP Tx outputs. IN_D4+ makes a differential pair with IN_D4-.	

Truth Table (Slew Rate control function)

SR1	SR0	Rise/Fall Time (Typ)
1	1	140ps
1	0	130ps
0	1	120ps
0	0	110ps

Test Setup Condition

$V_{DD} = 3.3V$, Ambient temperature 25°C
 Rise/Fall time is from 20% to 80% on Rising/Falling edge
 Data rate: 620 Mbps
 Input: 1V differential peak-to-peak clock pattern
 Equalization : 3dB

Table 1: OE Pin Description

OE#	Device State	Comments
Asserted (low voltage)	Differential input buffers and output buffers enabled. Input impedance = 50Ω	Normal functioning state for IN_D to OUT_D level shifting function.
Unasserted (high voltage)	Low-power state. <ul style="list-style-type: none"> ▫ Differential input buffers and termination are disabled. ▫ Differential inputs are in a high impedance state. ▫ OUT_D level-shifting outputs are disabled. ▫ OUT_D level-shifting outputs are in high impedance state. ▫ Internal bias currents are turned off. 	Intended for lowest power condition when: <ul style="list-style-type: none"> ▫ No display is plugged in or ▫ The level shifted data path is disabled HPD_SINK input and HPD_SOURCE output are not affected by OE# SCL_SOURCE, SCL_SINK, SDA_SOURCE and SDA_SINK signals and functions are not affected by OE#

Absolute Maximum Ratings (Over operating free-air temperature range)

Item	Rating
Supply Voltage to Ground Potential	5.5V
All Inputs and Outputs	-0.5V to $V_{DD}+0.5V$
Ambient Operating Temperature	-40 to +85°C
Storage Temperature	-65 to +150°C
Junction Temperature	150°C
Soldering Temperature	260°C

Stress beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device.

Electrical Characteristics

Table: Power Supplies and Temperature Range

Symbol	Parameter	Min	Typ	Max	Units	Comments
V_{DD}	3.3V Power supply	3.0	3.3	3.6	V	
I_{CC}	Max Current			100	mA	
$I_{CC_squelch}$	Supply Current when no TMDS clock present		8		mA	
I_{CCQ}	Standby Current			2	mA	OE# = HIGH
T_{CASE}	Case temperature range for operation with spec.	-40		85	Celsius (°)	

Table: Differential Input Characteristics for IN_Dx signals

Symbol	Parameter	Min	Typ	Max	Units	Comments
T _{bit}	UI, Unit Interval	360			ps	T _{bit} is determined by the display mode. Nominal bit rate ranges from 250Mbps to 2.5Gbps per lane. Nominal Tbit at 2.5 Gbps = 400 ps. 360ps = 400ps-10%
V _{RX_DIFF}	Input Differential Voltage Level	0.175		1.200	V	See note 1 below
T _{RX_EYE}	Minimum Eye Width at IN_D input pair	0.8			Tbit	
V _{CM-AC-p}	AC Peak Common Mode Input Voltage			100	mV	See note 2 below
Z _{RX_DC}		40	50	60	Ω	Required IN_D+ as well as IN_D- DC impedance (50 ±20% tolerance).
Z _{RX-Bias}		0		2.0	V	Intended to limit power-up stress on chipset's PCIE output buffers.
Z _{RX_HIGH-Z}		100			k Ω	Differential inputs must be in a high impedance state when OE# is HIGH.

1. $V_{RX_DIFF} = 2x|V_{RX_D+} - V_{RX_D-}|$ Applies to IN_Dx signals

2. $V_{CM-AC-p-p} = |V_{RX_D+} - V_{RX_D-}|/2 - V_{RX-CM-DC}$

$V_{RX-CM-DC} = DC(avg) \text{ of } |V_{RX_D+} + V_{RX_D-}|/2$

V_{CM-AC-p-p} includes all frequencies above 30 kHz.

TMDS Outputs

The level shifter's TMDS outputs are required to meet HDMI 1.3 specifications.

The HDMI 1.3 Specification is assumed to be the correct reference in instances where this document conflicts with the HDMI 1.3 specification.

Table 2: Differential Output Characteristics for TMDS_OUT signals

Symbol	Parameter	Min	Typ	Max	Units	Comments
V _H	Single-ended high level output voltage	V _{DD} -10mV	V _{DD}	V _{DD} +10mV	V	V _{DD} is the DC termination voltage in the HDMI or DVI Sink. V _{DD} is nominally 3.3V
V _L	Single-ended low level output voltage	V _{DD} -600mV	V _{DD} -500mV	V _{DD} -400mV	V	The open-drain output pulls down from V _{DD} .
V _{SWING}	Single ended output swing voltage	425	500	600	mV	Swing down from TMDS termination voltage (3.3V ±10%)
I _{OFF}	Single-ended current in high-Z state			50	μA	Measured with TMDS outputs pulled up to V _{DD} Max_(3.6V) through 50Ω resistors.
T _{SKEW-INTRA}	Intra-pair differential skew			30	ps	This differential skew budget is in addition to the skew presented between D+ and D- paired input pins. HDMI revision 1.3 source allowable intrapair skew is 0.15 T _{bit} .
T _{SKEW-INTER}	Inter-pair lane-to-lane output skew			100	ps	This lane-to-lane skew budget is in addition to skew between differential input pairs
T _{JIT}	Jitter added to TMDS signals			25	ps	Jitter budget for TMDS signals as they pass through the level shifter. 25ps = 0.056 at 2.25 Gbps

TMDS output oscillation elimination

The inputs already incorporate a squelch circuit. Therefore, nothing is needed from application standpoint to eliminate TMDS output oscillation when there is no TMDS input present. The IC will do this automatically.

Table 3: HPD Characteristics

Symbol	Parameter	Min	Typ	Max	Units	Comments
V _{IH-HPD}	Input High Level	2.0	5.0	5.3	V	Low-speed input changes state on cable plug/unplug
V _{IL-HPD}	HPD_SINK Input Low Level	0		0.8	V	
I _{IN-HPD}	HPD_SINK Input Leakage Current			70	μA	Measured with HPD_SINK at V _{IH-HPD} max and V _{IL-HPD} min
V _{OH-HPD}	HPD_source Output High-Level	2.5		V _{DD}	V	V _{DD} = 3.3V ±10% I _{OH} = -4mA(MIN) / -8mA(MAX)
V _{OL-HPD}	HPD_source Output Low-Level	0		0.4	V	I _{OL} = 4mA(MIN) / 8mA(MAX)
T _{HPD}	HPD_SINK to HPD_source propagation delay			200	ns	Time from HPD_SINK changing state to HPD_source changing state. Includes HPD_source rise/fall time
T _{RF-HPDB}	HPD_source rise/ fall time	1		20	ns	Time required to transition from V _{OH-HPDB} to V _{OL-HPDB} or from V _{OL-HPDB} to V _{OH-HPDB}


Table 4: OE# Input, SQSEL and DDC_EN

Symbol	Parameter	Min	Typ	Max	Units	Comments
V _{IH}	Input High Level	2.0		V _{DD}	V	TMDS enable input changes state on cable plug/unplug
V _{IL}	Input Low Level	0		0.8	V	
I _{IN}	Input Leakage Current			10	μA	Measured with input at V _{IH-EN} max and V _{IL-EN} min

Table 5: Termination Resistor

Symbol	Parameter	Min	Typ	Max	Units	Comments
R _{HPD}	HPD_SINK input pull-down resistor.	100K			Ω	Guarantees HPD_SINK is LOW when no display is plugged in.

Packaging Mechanical: 48-Pin TQFN (ZB)



Notes:

1. All dimensions are in millimeters, angles are in degrees.
2. Coplanarity applies to the exposed thermal pad as well as the terminals.
3. Refer JEDEC MO-220
4. Recommended land pattern is for reference only.
5. Thermal pad soldering area

	DATE: 02/11/09
DESCRIPTION: 48-Pin, Thin Fine Pitch Quad Flat No-Lead (TQFN)	
PACKAGE CODE: ZB48	
DOCUMENT CONTROL #: PD-2080	REVISION: A

09-0091

Note:

1. For latest package info, please check: <http://www.pericom.com/support/packaging/packaging-mechanicals-and-thermal-characteristics>
2. The exposed die paddle size is 3.6x3.6mm for PI3VDP411LSAZBE
3. Pad size (D2 * E2) is 157 x 157 mm

Related Products

Part Number	Product Description
PI3EQXDP1201	DisplayPort 1.2 Re-driver with built-in AUX listener
PI3VDP1430	Dual Mode DisplayPort to HDMI Level Shifter and Re-driver
PI3HDMI511	3.4G HDMI1.4 Re-driver for Source-side application, supporting Dual Mode DisplayPort
PI3HDMI611	3.4G HDMI1.4 Re-driver for Sink-side application, supporting Dual Mode DisplayPort
PI3VDP3212	2-Lane DisplayPort1.2 Compliant Switch
PI3VDP12412	4-Lane DisplayPort1.2 Compliant Switch
PI3HDMI412AD	1:2 Active 3.4Gbps HDMI1.4 compliant Splitter/Re-driver
PI3HDMI521	2:1 3.4Gbps HDMI1.4 Switch/Re-driver with built-in ARC and Fast Switching support for Sink Application
PI3HDMI621	2:1 3.4Gbps HDMI1.4 Switch/Re-driver with built-in ARC and Fast Switching support for Sink Application
PI3HDMI336	3:1 Active 3.4Gbps HDMI Switch/Re-driver with I ² C control and ARC Transmitter

Reference Information

Document	Description
VESA	VESA DisplayPort Standard Version 1 Revision 2, Video Electronics Standards Association, January 5, 2010 VESA DisplayPort Dual-Mode Standard Version 1, Video Electronics Standards Association, February 10, 2012 VESA DisplayPort Interoperability Guideline Version 1.1a, Video Electronics Standards Association, February 5, 2009
HDMI	High-Definition Multimedia Interface Specification Version 1.4, HDMI Licensing, LLC, June 5, 2009

Ordering Information

Ordering Code	Package Code	Package Type
PI3VDP411LSAZBE	ZB	Pb-free & Green, 48-pin TQFN

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
2. E = Pb-free and Green
3. Adding an X suffix = Tape/Reel

Revision History

Date	Changes
7/28/2012	Actual pad size 157 x 157 mil in package drawing

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Video ICs category](#):

Click to view products by [Diodes Incorporated manufacturer](#):

Other Similar products are found below :

[M21328G-12](#) [TW2964-LA2-CR](#) [TW9903-FB](#) [TW9919-PE1-GR](#) [ADV8003KBCZ-7T](#) [PI3HDX511DZLEX](#) [M23428G-33](#)
[PI7VD9008ABHFDE](#) [ADV7186BBCZ-TL](#) [ADV7186BBCZ-T-RL](#) [ADV8003KBCZ-7C](#) [PI3VDP411LSAZBEX](#) [PI3VDP411LSTZBEX](#)
[M23145G-14](#) [PI3VDP411LSRZBEX](#) [BH76912GU-E2](#) [CM5100-01CP](#) [ADV7181DBCPZ-RL](#) [TVP5160PNP](#) [TVP5151PBSR](#) [BA7603F-E2](#)
[LMH1208RTVT](#) [BH76106HFV-TR](#) [BH76206HFV-TR](#) [ADV7179WBCPZ](#) [ADV7611BSWZ-P-RL](#) [ADV7180KCP32Z](#) [ADV7180WBCP32Z](#)
[ADV7280KCPZ](#) [ADV7280WBCPZ-M](#) [ADV7281WBCPZ-MA](#) [ADV7283WBCPZ](#) [ADV7283BCPZ](#) [ADV7282WBCPZ-M](#) [ADV7280KCPZ-](#)
[M](#) [ADV7280WBCPZ](#) [ADV7180KCP32Z-RL](#) [ADV7180BCP32Z-RL](#) [ADV7282AWBCPZ](#) [ADV7182AWBCPZ](#) [AD723ARUZ](#)
[ADV7611BSWZ](#) [ADV7181DWBCPZ-RL](#) [ADV7173KSTZ-REEL](#) [ADV7180WBST48Z-RL](#) [ADA4411-3ARQZ](#) [ADA4411-3ARQZ-R7](#)
[ADA4417-3ARMZ](#) [ADA4417-3ARMZ-R7](#) [ADA4424-6ARUZ](#)