8 Channel I2C bus Switch with Reset

## Features

- 1-of-8 bidirectional translating switch
- I2C-bus interface logic
- Operating power supply voltage from 1.65 V to 5.5 V
- Allows voltage level translation between $1.2 \mathrm{~V}, 1.8 \mathrm{~V}, 2.5$ $\mathrm{V}, 3.3 \mathrm{~V}$ and 5 V buses
- Low standby current
- Low Ron switches
- Active LOW reset input
- Channel selection via I2C bus
- Power-up with all switches channels deselected
- Capacitance isolation when channel disabled
- No glitch on power-up
- Supports hot insertion
- 5 V tolerant inputs
- 0 Hz to 400 kHz clock frequency
- ESD protection exceeds 8000 V HBM per JESD22A114, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Packages offered: TSSOP-24L,TQFN-24ZD


## Pin Configuration



## Description

The PI4MSD5V9548A is an octal bidirectional translating switch controlled via the I2C bus. The SCL/SDA upstream pair fans out to eight downstream pairs, or channels. Any individual $\mathrm{SCx} / \mathrm{SDx}$ channel or combination of channels can be selected, determined by the contents of the programmable control register.

An active LOW reset input allows the PI4MSD5V9548A to recover from a situation where one of the downstream buses is stuck in a LOW state. Pulling the RESET pin LOW resets the I2C bus state machine and causes all the channels to be deselected as does the internal Power-on reset function.

The pass gates of the switches are constructed such that the VCC pin can be used to limit the maximum high voltage which will be passed by the PI4MSD5V9548A. This allows the use of different bus voltages on each pair, so that $1.2 \mathrm{~V}, 1.8$ V or 2.5 V or 3.3 V parts can communicate with 5 V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5 V tolerant.

## Pin Description

| Pin No. <br> (TSSOP, <br> SOIC) | Pin No. <br> (TQFN) | Pin <br> Name | Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 22 | A0 | I | address input 0 |
| 2 | 23 | A1 | I | address input 1 |
| 3 | 24 | $\overline{\text { RESET }}$ | I | active LOW reset <br> input |
| 4 | 1 | SD0 | I/O | serial data 0 |
| 5 | 2 | SC0 | I/O | serial clock 0 |
| 6 | 3 | SD1 | I/O | serial data 1 |
| 7 | 4 | SC1 | I/O | serial clock 1 |
| 8 | 5 | SD2 | I/O | serial data 2 |
| 9 | 6 | SC2 | I/O | serial clock 2 |
| 10 | 7 | SD3 | I/O | serial data 3 |
| 11 | 8 | SC3 | I/O | serial clock 3 |
| 12 | 9 | GND | Ground | supply ground |
| 13 | 10 | SD4 | I/O | serial data 4 |
| 14 | 11 | SC4 | I/O | serial clock 4 |
| 15 | 12 | SD5 | I/O | serial data 5 |
| 16 | 13 | SC5 | I/O | serial clock 5 |
| 17 | 14 | SD6 | I/O | serial data 6 |
| 18 | 15 | SC6 | I/O | serial clock 6 |
| 19 | 16 | SD7 | I/O | serial data 7 |
| 20 | 17 | SC7 | I/O | serial clock 7 |
| 21 | 18 | A2 | I | address input 2 |
| 22 | 19 | SCL | I/O | serial clock line |
| 23 | 20 | SDA | I/O | serial data line |
| 24 | 21 | VCC | Power | supply voltage |

PI4MSD5V9548A

## Block Diagram



Figure 1: Block Diagram

## Maximum Ratings

| Storage Temperature | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Supply Voltage port B | -0.5V to +6.0 V |
| Supply Voltage port A | -0.5 V to +6.0 V |
| DC Input Voltage | . -0.5 V to +6.0 V |
| Control Input Voltage (EN) | -0.5 V to +6.0 V |
| Total power dissipation ${ }^{(1)}$ | $\ldots .100 \mathrm{~mW}$ |
| Input current(EN,VCC,GND). | 50 mA |
| ESD: HBM Mode .. | ....8000V |

## Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

## Recommended operation conditions

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CCA}}$ Positive DC Supply Voltage | 1.65 | - | 5.5 | V |
| $\mathrm{~V}_{\mathrm{EN}}$ | Enable Control Pin Voltage | GND | - | 5.5 | V |
| $\mathrm{~V}_{\mathrm{IO}}$ | I/O Pin Voltage | GND | - | 5.5 | V |
| $\Delta \mathrm{t} / \Delta \mathrm{V}$ | Input transition rise or fall time | - | - | 10 | $\mathrm{~ns} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature Range | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics

Unless otherwise specified, $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}, 1.1 \mathrm{~V} \leq \mathrm{Vcc} \leq 3.6 \mathrm{~V}$

| Symbol | Parameter | Conditions | VCC | Min | Typ | Max | $\begin{aligned} & \text { Uni } \\ & \mathbf{t} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |  |
| VCC | Supply Voltage |  |  | 1.65 |  | 5.5 | V |
| ICC | supply current | $\begin{aligned} & \hline \text { operating mode; } \\ & \text { no load; } \\ & \mathrm{V}_{\mathrm{I}}=\mathrm{VCC} \text { or GND; } \\ & \text { fSCL }=100 \mathrm{kHz} \end{aligned}$ | 3.6 V to 5.5 V |  | 65 | 100 | uA |
|  |  |  | 2.3 V to 3.6 V |  | 20 | 50 | uA |
|  |  |  | 1.65 V to 2.3 V |  | 10 | 30 | uA |
| Istb | standby current | standby mode; VCC $=3.6$ V; no load; $\mathrm{V}_{\mathrm{I}}=\mathrm{VCC}$ or GND;$\mathrm{fSCL}=0 \mathrm{kHz}$ | 3.6 V to 5.5 V |  | 0.3 | 1 | uA |
|  |  |  | 2.3 V to 3.6 V |  | 0.1 | 1 | uA |
|  |  |  | 1.65 V to 2.3 V |  | 0.1 | 1 | uA |
| VPOR ${ }^{[1]}$ | power-on reset voltage | no load; $\mathrm{V}_{\mathrm{I}}=\mathrm{VCC}$ or GND | 3.6 V to 5.5 V |  | 1.3 | 1.5 | V |
| Input SCL; input/output SDA |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | 1.65 V to 5.5 V | -0.5 |  | $+0.3 \mathrm{VCC}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | 1.65 V to 2 V | 0.75 VCC |  | 6 | V |
|  |  |  | 2 V to 5.5 V | 0.7VCC |  | 6 | V |
| IoL | LOW-level output current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 1.65 V to 5.5 V | 3 |  | - | mA |
|  |  | $\mathrm{V}_{\text {OL }}=0.6 \mathrm{~V}$ | 1.65 V to 5.5 V | 6 |  | - | mA |
| $\mathrm{I}_{\text {IL }}$ | LOW-level input current | $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ | 1.65 V to 5.5 V | -1 |  | +1 | uA |
| $\mathrm{I}_{\mathrm{IH}}$ | HIGH-level input current | $\mathrm{V}_{\mathrm{I}}=\mathrm{VCC}$ | 1.65 V to 5.5 V | -1 |  | +1 | uA |
| Ci | input capacitance | $\mathrm{VI}=\mathrm{GND}$ | 1.65 V to 5.5 V | - | 15 | 21 | pF |
| Select inputs A0, A1, A2, Reset |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | 1.65 V to 5.5 V | -0.5 |  | +0.3VCC | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | 1.65 V to 5.5 V | 0.7 VCC |  | 6 | V |
| $\mathrm{I}_{\text {IL }}$ | LOW-level input current | $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ | 1.65 V to 5.5 V | -1 |  | +1 | uA |
| Ci | input capacitance | $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ | 1.65 V to 5.5 V |  | 3 | 5 | pF |
| Pass Gate |  |  |  |  |  |  |  |
| Ron | ON-state resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{O}}=15 \mathrm{~mA} \end{aligned}$ | 4.5 V to 5.5 V | 4 | 9 | 24 | $\Omega$ |
|  |  |  | 3 V to 3.6 V | 5 | 11 | 31 | $\Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA} \end{aligned}$ | 2.3 V to 2.7 V | 7 | 16 | 55 | $\Omega$ |
|  |  |  | 1.65 V to 2 V | 9 | 20 | 70 | $\Omega$ |
| Vpass | switch output voltage | $\begin{aligned} & \text { Vin }=\text { VCC; } \\ & \text { Iout }=-100 \mathrm{uA} \end{aligned}$ | 5 V |  | 3.6 |  | V |
|  |  |  | 4.5 V to 5.5 V | 2.8 |  | 4.5 | V |
|  |  |  | 3.3 V |  | 2.2 |  | V |
|  |  |  | 3 V to 3.6 V | 1.6 |  | 2.8 | V |
|  |  |  | 2.5 V |  | 1.5 |  | V |
|  |  |  | 2.3 V to 2.7 V | 1.1 |  | 2 | V |
|  |  |  | 1.8 V |  | 0.9 |  | V |
|  |  |  | 1.65 V to 2 V | 0.54 |  | 1.3 | V |
| $\mathrm{I}_{\mathrm{L}}$ | leakage current | $\mathrm{VI}=\mathrm{VCC}$ or GND | 1.65 V to 5.5 V | -1 |  | +1 | uA |
| Cio | input/output capacitance | $\mathrm{VI}=\mathrm{VCC}$ or GND | 1.65 V to 5.5 V |  | 3 | 5 | pF |

[^0]
## AC Electrical characteristics

Tamb $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| Symbol | Parameter | Conditions | VCC | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {PD }}{ }^{[1]}$ | propagation delay | from SDA to SDx, <br> or SCL to SCx | 1.65 V to 5.5 V |  |  | 0.3 | ns |
| RESET |  |  |  |  |  |  |  |
| tw(rst)L | LOW-level reset time |  | 1.65 V to 5.5 V | 4 |  |  | ns |
| trst | reset time | SDA clear | 1.65 V to 5.5 V | 500 |  |  | ns |
| $\mathrm{t}_{\text {REC;STA }}$ | recovery time to START <br> condition |  | 1.65 V to 5.5 V | 0 |  |  | ns |

Note
[1]Pass gate propagation delay is calculated from the $20 \Omega$ typical Ron and the 15 pF load capacitance.

## I2C Interface Timing Requirements

| Symbol | Parameter | STANDARD MODE $I^{2} \mathrm{C}$ bus |  | FAST MODE $I^{2} \mathrm{C}$ bus |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| fscl | I2C clock frequency | 0 | 100 | 0 | 400 | kHz |
| $\mathrm{t}_{\text {Low }}$ | I2C clock high time | 4.7 |  | 1.3 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {High }}$ | I2C clock low time | 4 |  | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SP }}$ | I2C spike time |  | 50 |  | 50 | ns |
| $\mathrm{t}_{\text {SU:DAT }}$ | I2C serial-data setup time | 250 |  | 100 |  | ns |
| $\mathrm{t}_{\mathrm{HD}: \mathrm{DAT}}$ | I2C serial-data hold time | $0^{[1]}$ |  | $0^{[1]}$ |  | $\mu \mathrm{s}$ |
| tr | I2C input rise time |  | 1000 |  | 300 | ns |
| tf | I2C input fall time |  | 300 |  | 300 | ns |
| $\mathrm{t}_{\text {BuF }}$ | I2C bus free time between stop and start | 4.7 |  | 1.3 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU: }}$ STA | I2C start or repeated start condition setup | 4.7 |  | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{HD}: \text { STA }}$ | I2C start or repeated start condition hold | 4 |  | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {su: }}$ Sto | I2C stop condition setup | 4 |  | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{vD} \text { :DAT }}$ | Valid-data time (high to low) ${ }^{\text {[ }}$ SCL low to SDA output low valid |  | 1 |  | 1 | $\mu \mathrm{s}$ |
|  | Valid-data time (low to high) ${ }^{[2]}$ SCL low to SDA output high valid |  | 0.6 |  | 0.6 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{VD} \text { : }}$ | Valid-data time of ACK condition ACK signal from SCL low to SDA output low |  | 1 |  | 1 | $\mu \mathrm{S}$ |
| Cb | I2C bus capacitive load |  | 400 |  | 400 | pF |

Notes:
[1] A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to as the VIH min of the SCL signal), in order to bridge the undefined region of the falling edge of SCL.
[2] Data taken using a $1-\mathrm{k} \Omega$ pull up resistor and $50-\mathrm{pF}$ load Notes


Figure 2. Definition of timing on the I2C-bus

## Application



Figure 3. Typical Application
Recommended application voltage condition

| VCC | VPU1 | VPU2 |
| :---: | :---: | :---: |
| 1.8 V | $1.5 \mathrm{~V}-5.5 \mathrm{~V}$ | $1.2 \mathrm{~V}-5.5 \mathrm{~V}$ |
| 2.5 V | $1.8 \mathrm{~V}-5.5 \mathrm{~V}$ | $1.8 \mathrm{~V}-5.5 \mathrm{~V}$ |
| 3.3 V | $2.7 \mathrm{~V}-5.5 \mathrm{~V}$ | $2.7 \mathrm{~V}-5.5 \mathrm{~V}$ |
| 5 V | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ |

## Device addressing

Following a START condition the bus master must output the address of the slave it is accessing. The address of the PI4MSD5V9548A is shown in Figure 4.

The last bit of the slave address defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.


Figure 4:Device address

## Control register

Following the successful acknowledgement of the slave address, the bus master sends a byte to the PI4MSD5V9548A which is stored in the Control register. If multiple bytes are received by the PI4MSD5V9548A, it saves the last byte received. This register can be written and read via the I2C-bus.


Figure 5: Control register

## Control register definition

One or several $\mathrm{SCx} / \mathrm{SDx}$ downstream pair, or channel, is selected by the contents of the control register. This register is written after the PI4MSD5V9548A has been addressed. The 2 LSBs of the control byte are used to determine which channel is to be selected. When a channel is selected, the channel will become active after a STOP condition has been placed on the I2C-bus. This ensures that all $\mathrm{SCx} / \mathrm{SDx}$ lines will be in a HIGH state when the channel is made active, so that no false conditions are generated at the time of connection.

Control register

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | Command |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| X | X | X | X | X | X | X | 0 <br> 1 | Channel 0 disabled <br> Channel 0 enabled |
| X | X | X | X | X | X | 0 <br> 1 | X | Channel 1 disabled <br> Channel 1 enabled |
| X | X | X | X | X | 0 <br> 1 | X | X | Channel 2 disabled <br> Channel 2 enabled |
| X | X | X | X | 0 | X | X | X | Channel 3 disabled <br> Channel 3 enabled |
| X | X | X | 0 <br> 1 | X | X | X | X | Channel 4 disabled <br> Channel 4 enabled |
| X | X | 0 | X | X | X | X | X | Channel 5 disabled <br> Channel 5 enabled |
| X | 0 | X | X | X | X | X | X | Channel 6 disabled <br> Channel 6 enabled |
| 0 | X | X | X | X | X | X | X | Channel 7 disabled <br> Channel 7 enabled |
| 1 | X | X | X |  | X |  | X |  |

Control register: Write - channel selection; Read - channel status

## Power-on reset

When power is applied to VCC, an internal Power-On Reset (POR) holds the PI4MSD5V9548A in a reset condition until VCC has reached VPOR. At this point, the reset condition is released and the PI4MSD5V9548A registers and I2C-bus state machine are initialized to their default states (all zeroes), causing all the channels to be deselected. Thereafter, VCC must be lowered below 0.2 V for at least 5 us in order to reset the device.

## The Reset input

The RESET input is an active LOW signal which may be used to recover from a bus fault condition. By asserting this signal LOW for a minimum of $\mathrm{tw}(\mathrm{rst}) \mathrm{L}$, the PI4MSD5V9548A will reset its register and I2C-bus state machine and will deselect all channels. The RESET input must be connected to VCC through a pull-up resistor.

## Voltage translation

The pass gate transistors of the PI4MSD5V9548A are constructed such that the VCC voltage can be used to limit the maximum voltage that is passed from one I2C-bus to another.


Figure 6:Vpass voltage VS Vcc
Figure 6 shows the voltage characteristics of the pass gate transistors (note that the graph was generated using the data specified in Section "DC Electrical characteristics" of this data sheet).

In order for the PI4MSD5V9548A to act as a voltage translator, the Vpass voltage should be equal to, or lower than the lowest bus voltage. For example, if the main bus was running at 5 V , and the downstream buses were 3.3 V and 2.7 V , then Vpass should be equal to or below 2.7 V to clamp the downstream bus voltages effectively.

Looking at Figure 6, we see that Vpass (max) is at 2.7 V when the PI4MSD5V9548A supply voltage is 3.5 V or lower so the PI4MSD5V9548A supply voltage could be set to 3.3 V . Pull-up resistors can then be used to bring the bus voltages to their appropriate levels

## I2C BUS

The I2C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time are interpreted as control signals


Figure 7: Bit Transfer

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P)

SDA

SCL


Figure 8. Definition of Start and Stop Conditions
A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves'


Figure 9. System Configuration
The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of 8 bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also, a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.


Figure 10. Acknowledgment on I2C Bus

Data is transmitted to the PI4MSD5V9548A control register using the write mode shown in bellow


Figure 11. Write Control Register

Data is transmitted to the PI4MSD5V9548A control register using the write mode shown in bellow


Figure 12. Read Control Register

## Mechanical Information <br> TSSOP-24(L)



TQFN-24(ZD)


Note: For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php

## Ordering Information

| Part No. | Package Code | Package |
| :--- | :---: | :--- |
| PI4MSD5V9548ALE | L | 24-Pin,173 mil Wide (TSSOP) |
| PI4MSD5V9548ALEX | L | 24-Pin,173 mil Wide (TSSOP), Tape \&Reel |
| PI4MSD5V9548AZDEX | ZD | 24-Pin,Thine Fine Pitch Quad Flat No-Load(TQFN),Tape \&Reel |

## Note:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- $\mathrm{E}=\mathrm{Pb}$-free and Green
- X suffix $=$ Tape $/$ Reel

A Product Line of Diodes Incorporated

## IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION)
Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.
Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.
Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

## LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:
A. Life support devices or systems are devices or systems which:

1. are intended to implant into the body, or
2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the
failure of the life support device or to affect its safety or effectiveness.
Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2016, Diodes Incorporated
www.diodes.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switch ICs - Various category:
Click to view products by Diodes Incorporated manufacturer:

Other Similar products are found below :
CPC7514Z BCM56440XB0IFSBG NL3S325FCT2G 89H48T12G2ZCBLG LTC1043CN\#PBF LTC1470ES8\#PBF LTC1470CS8\#PBF LTC1315CG\#PBF 74HC4053N 74HC139N 74HC138N XD74LS138 XD74LS139 XD74LS147 XD4051 XD4053 XD14051 XD14052 $\underline{\text { XD14053 XD74LS151 XD74HC4514Z XD4514 XD14514 CPC7592BCTR HT18LG-G MD0100DK6-G MD0100N8-G MD0105K6-G }}$ MIC2560-1YWM MIC2560-0YWM NJM2750M NJM2521M FSA8009UMX FSA8028UMX FSA8039AUMSX FSA8049UCX FSA8108BUCX FSA850UCX 74F138D 74HC4051M/TR 74HC138M/TR 74HC4053M/TR 74HC4052M/TR XL74LS138 XL74LS139 $\underline{\text { XL74LS148 XL4067 XL4067-SS PCA9543AD PCA9543APW }}$


[^0]:    [1] VCC must be lowered to 0.2 V for at least 5 us in order to reset part.

