



4-Bit Bi-directional Level Shifter for open-drain and Push-Pull Application

Description

The PI4ULS3V204 is a 4-bit configurable dual supply bidirectional auto sensing translator that does not require a directional control pin. The A and B ports are designed to track two different power supply rails, $V_{\rm CCA}$ and $V_{\rm CCB}$ respectively. Both the $V_{\rm CCA}$ and $V_{\rm CCB}$ supply rails are configurable from 1.1V to 3.6V. This allows voltage logic signals on the $V_{\rm CCA}$ side to be translated into lower, higher or equal value voltage logic signals on the $V_{\rm CCB}$ side, and vice-versa.

The translator has integrated 10 k Ω pull-up resistors on the I/O lines. The integrated pull-up resistors are used to pull-up the I/O lines to either V_{CCA} or V_{CCB} . The PI4ULS3V204 is an excellent match for open-drain applications such as the I²C communication bus.


Features

- V_{CCA} can be Less than, Greater than or Equal to V_{CCB}
- 1.1V to 3.6V on A Port and 1.1V to 3.6V on B
 Port
- High-Speed with 24 Mb/s Data Rate for push-pull application
- High-Speed with 2 Mb/s Data Rate for open-drain application
- No Direction-Control Signal Needed
- · Low Bit-to-Bit Skew
- Non-preferential Power-up Sequencing
- ESD protection exceeds 8000V HBM per JESD22-A114
- Integrated 10 kΩ Pull-up Resistors
- Package: TSSOP-14,TQFN3.5x3.5-14,CSP-12

Applications

- I²C, SMBus, MDIO
- Low Voltage ASIC Level Translation
- Mobile Phones, PDAs, Camera

Pin Configuration





Block Diagram




Figure 1: Block Diagram

Maximum Ratings

Storage Temperature	65°C to +150°C
DC Supply Voltage port B	
DC Supply Voltage port A	0.3V to+5.5V
Vi(A) referenced DC Input / Output Voltage	0.3V to +5.5V
Vi(B) referenced DC Input / Output Voltage	0.3V to+5.5V
Enable Control Pin DC Input Voltage	0.3V to+5.5V
Short circuit duration (I/O to GND)	40mA

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Pin Description

Pin No TSSOP	Pin No TQFN	Pin No CSP	Pin Name	Туре	Description
1	1	В2	V_{CCA}	Power	A-port supply voltage.
1	1	D2	V CCA	TOWCI	$1.1V \leqslant V_{CCA} \leqslant 3.6 V$
2	2	A3	A1	I/O	Input/output A. Referenced to V _{CCA} .
3	3	В3	A2	I/O	Input/output A. Referenced to V _{CCA}
4	4	C3	A3	I/O	Input/output A. Referenced to V _{CCA}
5	5	D3	A4	I/O	Input/output A. Referenced to V _{CCA}
7	7	D2	GND	GND	Ground.
8	8	C2	EN	Input	Output enable (active High).
8	8	C2	LIN	прис	Pull EN low to place all outputs in 3-state mode.
10	10	D1	B4	I/O	Input/output B. Referenced to V _{CCB}
11	11	C1	В3	I/O	Input/output B. Referenced to V _{CCB}
12	12	B1	B2	I/O	Input/output B. Referenced to V _{CCB}
13	13	A1	B1	I/O	Input/output B. Referenced to V _{CCB}
14	14	A2	V_{CCB}	Power	B-port supply voltage. 1.1 V \leq V _{CCB} \leq 3.6V
6, 9	6, 9	/	NC	NC	Not Connect





Recommended operation conditions

Symbol	Parameter	Min	Тур	Max	Unit
V_{CCA}	V _{CCA} Positive DC Supply Voltage	1.1	-	3.6	V
V_{CCB}	V _{CCB} Positive DC Supply Voltage	1.1	-	3.6	V
V_{EN}	Enable Control Pin Voltage	GND	-	3.6	V
V_{IO}	I/O Pin Voltage	GND	-	3.6	V
$\Delta t / \Delta V$	Input transition rise or fall time	-	-	10	ns/V
T_A	Operating Temperature Range	-40	-	+85	$\mathcal C$


DC Electrical Characteristics

Unless otherwise specified, -40°C \leq T_A \leq 85 °C, 1.1V \leq Vcc \leq 3.6V

Symbol	Parameter		Test Conditions	Min	Тур	Max	Unit
		2.3V≤V _{CC}	_(B) ≤3.6V	$V_{\rm CCB} - 0.4$	-	-	V
V_{IHB}	B port Input HIGH Voltage	1.5V≤V _{CC}		$V_{CCB} - 0.2$			V
		1.1V≤V _{CC}	$_{(B)}$ < 1.5V	$V_{CCB} - 0.1$			V
$V_{\rm ILB}$	B port Input LOW Voltage	, ,			-	0.15	V
		2.3V≤V _{CC}	(A) ≤3.6V	V_{CCA} – 0.4			V
V_{IHA}	A port Input HIGH Voltage	1.5V≤V _{CC}		V_{CCA} – 0.2			V
		1.1V≤V _{CC}	(A) <1.5V	$V_{CCA} - 0.1$			V
V_{ILA}	A port Input LOW Voltage	-		-	-	0.15	V
17	Control Din Learnt HICH Voltage	$1.5V < V_{CC}$	_(A) ≤3.6V	$0.65*V_{CCA}$	-	-	V
$V_{\text{IH}(\text{EN})}$	Control Pin Input HIGH Voltage	1.1V≤V _{CC}		$0.6*V_{CCA}$			V
		1.5V < V _{CC}	_(A) ≤3.6V	-	-	0.35* V _{CCA}	V
V _{IL(EN)}	Control Pin Input LOW Voltage	1.1V≤V _{CC}	_(A) ≤1.5V			0.4* V _{CCA}	V
V_{OHB}	B port Output HIGH Voltage	B port sour	ce current = -20 µA	0.8*V _{CCB}	-	-	V
V_{OLB}	B port Output LOW Voltage	B port sink	current =1 mA	-	-	0.4	V
V_{OHA}	A port Output HIGH Voltage	A port sour	ce current= -20 μA	0.8* V _{CCA}	-	-	V
V _{OLA}	A port Output LOW Voltage	A port sink	current =1 mA	-	-	0.4	V
		V _I = V _{CCI} ;	$V_{CC(A)}$ =1.1V to 3.6V, $V_{CC(B)}$ =1.1V to 3.6V	-	1.0	3	μА
		$I_O = 0A;$	VCCA=1.1V,VCCB=1.8V	-	0.6	2	μΑ
I_{CCB}	V _{CCB} Supply Current	EN= Low	VCCA=1.8V, VCCB=3.3V	-	0.7	2	μΑ
		or High	$V_{CC(A)} = 3.6V, V_{CC(B)} = 0V$	-		1	μΑ
			$V_{CC(A)} = 0V, V_{CC(B)} = 3.6V$	-		1	μΑ
·		$V_{I}=V_{CCI};$ $I_{O}=0A;$	$V_{CC(A)}$ =1.1V to 3.6V, $V_{CC(B)}$ =1.1V to 3.6V	-	0.2	1	μΑ
I_{CCA}	V _{CCA} Supply Current	EN= Low	$V_{CC(A)} = 3.6V, V_{CC(B)} = 0V$	-	-	1	μΑ
		or High	$V_{CC(A)} = 0V, V_{CC(B)} = 3.6V$	-	-	1	μΑ
I_{OZ}	I/O Tri-state Output Mode Leakage Current	-		-	0.1	1.0	μА
$I_{\text{I-EN}}$	Control pin leakage Current	V _I = V _{CCI} or GND		-	-	1	μΑ
R_{PU}	Pull-Up Resistors I/O A and B	-		-	10	-	kΩ
Ci	EN	$V_{\text{CC(A)}} = 3.3$	$V, V_{CC(B)} = 3.3V$	-	-	0.5	pF
C_{iO}	A port	$V_{CC(A)} = 3.3$	$V, V_{CC(B)} = 3.3V$	-	-	5	pF
	B port	$\overline{V_{\text{CC(A)}}} = 3.3$	$V, V_{CC(B)} = 3.3V$	-	-	5	pF

Note: All units are production tested at $T_A = +25$ °C. Limits over the operating temperature range are guaranteed by design.







Typical values are for V_{CCB} = +2.8 V, V_{CCA} = +1.8 V and T_A = +25 °C.


AC Electrical characteristics

Timing Characteristics – Rail-to-Rail Driving Configuration (I/O test circuits of Figures 2, 3 and 7, C_{LOAD} = 15 pF, driver output impedance $\leq 50\Omega$, R_{LOAD} = 1 M Ω , T_A = -40 $^{\circ}$ C to 85 $^{\circ}$ C, unless otherwise specified)

Symbol	$\frac{1}{\text{Parameter}}$	Test Conditions	Min Typ	Max	Unit
$V_{\text{CCA}} = 1.2 \text{V} \pm 0.$	$1V , V_{CCB} = 1.8V \pm 0.15V$				
t _{RB}	B port Rise Time	-		20	nS
t_{FB}	B port Fall Time	-		25	nS
t_{RA}	A port Rise Time	-		20	nS
$t_{\rm FA}$	A port Fall Time	-		20	nS
$t_{\rm EN}$	Enable Time	-		200	nS
t _{DIS}	Disable Time	-		200	nS
$t_{PHL-A-B}$	Propagation Delay	-		9	nS
t _{PLH-A-B}	(Driving A)	-		11	nS
t _{PHL-B-A}	Propagation Delay	-		9	nS
t _{PLH-B-A}	(Driving B)	-		10	nS
t _{PPSKEW}	Part-to-Part Skew	-		1	nS
MDR	Maximum Data Rate	-		20	Mbps
$V_{CCA} = 1.2V \pm$	$0.1V$, $V_{CCB} = 2.5V \pm 0.2V$	•	'		
t _{RB}	B port Rise Time	-		12	nS
t _{FB}	B port Fall Time	-		14	nS
t_{RA}	A port Rise Time	-		20	nS
t_{FA}	A port Fall Time	-		25	nS
$t_{\rm EN}$	Enable Time	-		200	nS
t _{DIS}	Disable Time	-		200	nS
t _{PHL-A-B}	Propagation Delay	-		9	nS
$t_{\rm PLH-A-B}$	(Driving A)	-		11	nS
t _{PHL-B-A}	Propagation Delay	-		9	nS
t _{PLH-B-A}	(Driving B)	-		10	nS
$t_{ m PPSKEW}$	Part-to-Part Skew	-		1	nS
MDR	Maximum Data Rate	-		20	Mbps
$V_{CCA} = 1.2V \pm$	$0.1V$, $V_{CCB} = 3.3V \pm 0.3V$	•			•
t _{RB}	B port Rise Time	-		12	nS
t _{FB}	B port Fall Time	-		18	nS
t_{RA}	A port Rise Time	-		16	nS
$t_{\rm FA}$	A port Fall Time	-		30	nS
$t_{\rm EN}$	Enable Time	-		200	nS
t _{DIS}	Disable Time	-		200	nS
t _{PHL-A-B}	Propagation Delay	-		8	nS
t _{PLH-A-B}	(Driving A)	-		11	nS
t _{PHL-B-A}	Propagation Delay	-		8	nS
t _{PLH-B-A}	(Driving B)	-		10	nS
t _{PPSKEW}	Part-to-Part Skew	<u>-</u>		1	nS
MDR	Maximum Data Rate	-		20	Mbps

To be continued.








Continuously.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
$V_{CCA} = 1.8V \pm 0.15V$,				-		
t_{RB}	B port Rise Time	-			25	nS
t_{FB}	B port Fall Time	-			25	nS
t_{RA}	A port Rise Time	-			14	nS
t_{FA}	A port Fall Time	-			25	nS
$t_{\rm EN}$	Enable Time	-			200	nS
t_{DIS}	Disable Time	-			200	nS
t _{PHL-A-B}	Propagation Delay	-			10	nS
t _{PLH-A-B}	(Driving A)	-			15	nS
t _{PHL-B-A}	Propagation Delay	-			12	nS
t _{PLH-B-A}	(Driving B)	-			12	nS
t _{PPSKEW}	Part-to-Part Skew	-			1	nS
MDR	Maximum Data Rate	-			20	Mbps
$V_{CCA} = 1.8V \pm 0.15V,$	$V_{CCB} = 2.5V \pm 0.2V$	•	•	•		•
t _{RB}	B port Rise Time	-			8	nS
t _{FB}	B port Fall Time	-			8	nS
t_{RA}	A port Rise Time	-			6	nS
t_{FA}	A port Fall Time	-			12	nS
$t_{\rm EN}$	Enable Time	-			200	nS
t _{DIS}	Disable Time	-			150	nS
t _{PHL-A-B}	Propagation Delay	-			5	nS
t _{PLH-A-B}	(Driving A)	-			4	nS
$t_{\mathrm{PHL-B-A}}$	Propagation Delay	-			4	nS
$t_{\rm PLH-B-A}$	(Driving B)	-			4	nS
t _{PPSKEW}	Part-to-Part Skew	-			1	nS
MDR	Maximum Data Rate	-			24	Mbps
$V_{CCA} = 1.8V \pm 0.15V,$	$V_{CCB} = 3.3V \pm 0.3V$	•	•	•		•
t _{RB}	B port Rise Time	-			8	nS
t _{FB}	B port Fall Time	-			8	nS
t_{RA}	A port Rise Time	-			4	nS
t_{FA}	A port Fall Time	-			10	nS
$t_{\rm EN}$	Enable Time	-			180	nS
t _{DIS}	Disable Time	-			120	nS
t _{PHL-A-B}	Propagation Delay	-			6	nS
t _{PLH-A-B}	(Driving A)	-			4	nS
t _{PHL-B-A}	Propagation Delay	-			<u>.</u> 4	nS
t _{PLH} -B-A	(Driving B)	-			 4	nS
t _{PPSKEW}	Part-to-Part Skew	-			1	nS
MDR	Maximum Data Rate	_			24	Mbps

To be continued.








Continuously.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
$V_{CCA} = 2.5V \pm 0.2V$, V_{CCB}	$= 1.2V \pm 0.1V$					
t_{RB}	B port Rise Time	-			25	nS
t_{FB}	B port Fall Time	-			30	nS
t_{RA}	A port Rise Time	-			12	nS
t_{FA}	A port Fall Time	-			30	nS
$t_{\rm EN}$	Enable Time	-			200	nS
t _{DIS}	Disable Time	-			180	nS
t _{PHL-A-B}	Propagation Delay	-			10	nS
t _{PLH-A-B}	(Driving A)	-			14	nS
t _{PHL-B-A}	Propagation Delay	-			20	nS
$t_{\rm PLH-B-A}$	(Driving B)	-			12	nS
t _{PPSKEW}	Part-to-Part Skew	-			1	nS
MDR	Maximum Data Rate	-			20	Mbps
V_{CCA} = 2.5V ±0.2V, V_{CCB}	= 1.8V ±0.15V					-
t _{RB}	B port Rise Time	-			8	nS
$t_{ m FB}$	B port Fall Time	-			9	nS
t_{RA}	A port Rise Time	-			9	nS
$t_{\rm FA}$	A port Fall Time	-			9	nS
$t_{\rm EN}$	Enable Time	-			200	nS
t _{DIS}	Disable Time	-			120	nS
t _{PHL-A-B}	Propagation Delay	-			3	nS
$t_{\rm PLH-A-B}$	(Driving A)	-			2	nS
t _{PHL-B-A}	Propagation Delay	-			5	nS
$t_{\rm PLH-B-A}$	(Driving B)	-			5	nS
t_{PPSKEW}	Part-to-Part Skew	-			1	nS
MDR	Maximum Data Rate	-			24	Mbps
$V_{CCA} = 2.5V \pm 0.2V, V_{CC}$		L		<u> </u>		
t _{RB}	B port Rise Time	-			7	nS
t _{FB}	B port Fall Time	-			8	nS
t_{RA}	A port Rise Time	-			4	nS
t_{FA}	A port Fall Time	-			10	nS
$t_{ m EN}$	Enable Time	-			200	nS
t _{DIS}	Disable Time	-			120	nS
t _{PHL-A-B}	Propagation Delay	-			3	nS
t _{PLH-A-B}	(Driving A)	-			5	nS
t _{PHL-B-A}	Propagation Delay	-			4	nS
t _{PLH} -B-A	(Driving B)	_			4	nS
t _{PPSKEW}	Part-to-Part Skew	-			<u>4</u> 1	nS
MDR	Maximum Data Rate	_			24	Mbps
Fo he continued	Maximum Data Rate				24	wiops

To be continued.







Continuously.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
$V_{CCA} = 3.3V \pm 0.3V$, V	$V_{\text{CCB}} = 1.2 \text{V} \pm 0.1 \text{V}$					
t_{RB}	B port Rise Time	-			26	nS
t_{FB}	B port Fall Time	-			32	nS
t_{RA}	A port Rise Time	-			12	nS
t_{FA}	A port Fall Time	-			40	nS
t_{EN}	Enable Time	-			120	nS
t_{DIS}	Disable Time	-			300	nS
t _{PHL-A-B}	Propagation Delay	-			10	nS
t _{PLH-A-B}	(Driving A)	-			14	nS
t _{PHL-B-A}	Propagation Delay	-			25	nS
$t_{\rm PLH-B-A}$	(Driving B)	-			12	nS
t _{PPSKEW}	Part-to-Part Skew	-			1	nS
MDR	Maximum Data Rate	-			20	Mbps
$V_{CCA} = 3.3V \pm 0.3V, V$	$V_{CCR} = 1.8V \pm 0.15V$					
t _{RB}	B port Rise Time	-			6	nS
t _{FB}	B port Fall Time	-			11	nS
t_{RA}	A port Rise Time	-			6	nS
$t_{\rm FA}$	A port Fall Time	-			7	nS
t_{EN}	Enable Time	-			120	nS
t _{DIS}	Disable Time	-			200	nS
$t_{PHL-A-B}$	Propagation Delay	-			4	nS
t _{PLH-A-B}	(Driving A)	-			4	nS
$t_{PHL-B-A}$	Propagation Delay	-			5	nS
$t_{\rm PLH-B-A}$	(Driving B)	-			5	nS
t _{PPSKEW}	Part-to-Part Skew	-			1	nS
MDR	Maximum Data Rate	-			24	Mbps
$V_{CCA} = 3.3V \pm 0.3V$,	$V_{CCB} = 2.5V \pm 0.2V$					
t _{RB}	B port Rise Time	-			6	nS
t_{FB}	B port Fall Time	-			10	nS
t_{RA}	A port Rise Time	-			6	nS
t_{FA}	A port Fall Time	-			7	nS
t_{EN}	Enable Time	-			120	nS
t _{DIS}	Disable Time	-			200	nS
t _{PHL-A-B}	Propagation Delay	-			4	nS
$t_{\mathrm{PLH-A-B}}$	(Driving A)	-			4	nS
t _{PHL-B-A}	Propagation Delay	-			4	nS
t _{PLH-B-A}	(Driving B)	-			4	nS
t _{PPSKEW}	Part-to-Part Skew	-			<u>·</u> 1	nS
MDR	Maximum Data Rate	-			24	Mbps

To be continued.





Timing Characteristics – Open Drain Driving Configuration

 $(1.1 \le V_{CCA} \le V_{CCB} \le 3.6V, T_A = -40 \text{ C to } 85 \text{ C})$

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
t _{RB}	B port Rise Time	-	-	-	300	nS
t_{FB}	B port Fall Time	-	-	-	30	nS
t_{RA}	A port Rise Time	-	-	-	300	nS
t_{FA}	A port Fall Time	-	-	-	30	nS
t _{PHL-A-B}	Propagation Delay (Driving A)	-	-	-	20	nS
t _{PLH-A-B}	(Driving A)	-	-	-	260	nS
$t_{PHL-B-A}$	Propagation Delay (Driving B)	-	-	-	20	nS
$t_{\rm PLH-B-A}$	(Driving B)	-	-	-	260	nS
t _{PPSKEW}	Part-to-Part Skew	-	-	-	1	nS
MDR	Maximum Data Rate	-	2	-	-	Mbps

Test Circuits




Figure 2.Rail-to-Rail Driving A




Figure 3. Rail-to-Rail Driving B




Figure 4. Open-Drain Driving A




Figure 5. Open-Drain Driving B







Figure 6. Definition of Timing Specification Parameters



+	Test	Switch
	t _{PZH} , t _{PHZ}	Open
	t _{PZL} , t _{PLZ}	2 x V*

C_L = 15 pF or equivalent (Includes jig and probe capacitance)

 $R_L = R_1 = 50 \text{ k} \Omega$ or equivalent

 $R_T = Z_{OUT}$ of pulse generator (typically 50 Ω) V* = V_Aor V_B for A or B measurements,

respectively.

Figure 7. Test Circuit for Enable/Disable Time Measurement




Figure 8. Timing Definitions for Propagation Delays and Enable/Disable Measurement






Functional Description

The PI4ULS3V204 is a 4-bit configurable dual-supply bidirectional auto sensing translator that does not require a directional control pin. The A and B ports are designed to track two different power supply rails, V_{CCA} and V_{CCB} respectively. Both the V_{CCA} and V_{CCB} supply rails are configurable from 1.1 V to 3.6V. This allows voltage logic signals on the V_{CCA} side to be translated into lower, higher or equal value voltage logic signals on the V_{CCB} side, and vice-versa.

The translator has integrated 10 k Ω pull-up resistors on the I/O lines. The integrated pull-up resistors are used to pull-up the I/O lines to either V_{CCA} or V_{CCB} . The PI4ULS3V204 is an excellent match for open-drain applications such as the I²C communication bus.

Application Information




Level Translator Architecture

The PI4ULS3V204 auto sense translator provides bidirectional voltage level shifting to transfer data in multiple supply voltage systems. This device has two supply voltages, V_{CCA} and V_{CCB} , which set the logic levels on the input and output sides of the translator. When used to transfer data from A port to B port, input signals referenced to the V_{CCA} supply are translated to output signals with a logic level matched to V_{CCB} . In a similar manner, translation shifts input signals with a logic level compatible to V_{CCB} to an output signal matched to V_{CCA} . The PI4ULS3V204 consists of two bidirectional channels that independently determine the direction of the data flow without requiring a directional pin. The one-shot circuits are used to detect the rising or falling input signals. In addition, the one shots decrease the rise and fall time of the output signal for high-to-low and low-to-high transitions. Each input/output channel has an internal $10~k\Omega$ pull. The magnitude of the pull-up resistors can be reduced by connecting external resistors in parallel to the internal $10~k\Omega$ resistors.







Input Driver Requirements

The rise (t_R) and fall (t_F) timing parameters of the open drain outputs depend on the magnitude of the pull-up resistors. In -addition, the propagation times (t_{PD}) , skew (t_{PSKEW}) and maximum data rate depend on the impedance of the device that is connected to the translator. The timing parameters listed in the data sheet assume that the output impedance of the drivers connected to the translator is less than 50 k Ω .

Enable Input (EN)

The PI4ULS3V204 has an Enable pin (EN) that provides tri-state operation at the I/O pins. Driving the Enable pin to a low logic level minimizes the power consumption of the device and drives the I/O V_{CCB} and I/O V_{CCA} pins to a high impedance state. Normal translation operation occurs when the EN pin is equal to a logic high signal. The EN pin is referenced to the V_{CCA} supply and has overvoltage tolerant protection.

Power Supply Guidelines


During normal operation, supply voltage V_{CCA} can be greater than, less than or equal to V_{CCB} . The sequencing of the power supplies will not damage the device during the power up operation. For optimal performance, $0.01\mu F$ to $0.1\mu F$ decoupling capacitors should be used on the V_{CCA} and V_{CCB} power supply pins. Ceramic capacitors are a good design choice to filter and bypass any noise signals on the voltage lines to the ground plane of the PCB. The noise immunity will be maximized by placing the capacitors as close as possible to the supply and ground pins, along with minimizing the PCB connection traces.





Mechanical Information

TQFN3.5x3.5-14L



13-0193









Mechanical Information

CSP1.37x1.87-12










TSSOP-14(L)



Ordering Information

Part No.	Package Code	Package
PI4ULS3V204LE	L	14-Pin,173 mil Wide TSSOP
PI4ULS3V204LEX	L	14-Pin,173 mil Wide TSSOP, Tape & reel
PI4ULS3V204ZBEX	ZB	Lead free and Green 14-pin TQFN3.5x3.5, Tape & Reel
PI4ULS3V204GAEX	GA	Lead free and Green 12-pin CSP1.37x1.87, Tape & Reel

Note:

- E = Pb-free and Green
- Adding X Suffix= Tape/Reel

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com

Pericom reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. Pericom does not assume any responsibility for use of any circuitry described other than the circuitry embodied in Pericom product. The company makes no representations that circuitry described herein is free from patent infringement or other rights, of Pericom.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Translation - Voltage Levels category:

Click to view products by Diodes Incorporated manufacturer:

Other Similar products are found below:

NLV9306USG NLVSX4014MUTAG NLSV4T3144MUTAG NLVSX4373MUTAG MAX3371ELT+T NLSX3013BFCT1G
NLV7WBD3125USG NLSX3012DMR2G 74AVCH1T45FZ4-7 NLVSV1T244MUTBG 74AVC1T45GS-Q100H CLVC16T245MDGGREP
MC10H124FNG CAVCB164245MDGGREP CD40109BPWR MC10H350FNG MC10H125FNG MC100EPT21MNR4G MC100EP91DWG
NLSX3013FCT1G NLSX5011AMX1TCG PCA9306USG SN74GTL1655DGGR SN74AVCA406LZQSR NLSX4014DTR2G
NLSX3018DTR2G LTC1045CN#PBF 74AXP1T34GMH 74AXP1T34GNH PI4ULS3V204LE ADG3245BRUZ-REEL7 ADG3123BRUZ
ADG3245BRUZ ADG3308BCPZ-REEL ADG3233BRJZ-REEL7 ADG3233BRMZ ADG3242BRJZ-REEL7 ADG3243BRJZ-REEL7
ADG3245BCPZ ADG3247BRUZ ADG3247BRUZ-REEL ADG3247BRUZ-REEL ADG3248BKSZ-REEL7 ADG3257BRQZ-REEL ADG3304BCBZ-REEL7