

3.3V Low Skew 1-to-2 Differential to LVPECL Fanout Buffer


Features

- Pin-to-pin compatible to ICS85311
- Maximum operation frequency: 800MHz
- 2 pair of differential LVPECL outputs
- CLK, nCLK pair accepts LVDS, LVPECL, LVHSTL, SSTL and HCSL input level
- Output Skew: 100ps (maximum)
- Part-to-part skew: 150ps (maximum)
- Propagation delay: 2ns (maximum)
- 3.3V power supply
- Operating Temperature: -40°C to 85°C
- Packaging (Pb-free & Green available):
- 8-pin SOIC (W)


Description

The PI6C485311 is a high-performance low-skew LVPECL fanout buffer. PI6C485311 features two selectable differential inputs and translates to four LVPECL ultra-low jitter outputs. The inputs can also be configured to single-ended with external resistor bias circuit. The CLK input accepts LPECL or LVDS or LVHSTL or SSTL or HCSL signals, and PCLK input accepts LVPECL or SSTL or CML signals. PI6C485311 is ideal for differential to LVPECL translations and/or LVPECL clock distribution. Typical clock translation and distribution applications are data-communications and telecommunications.

Block Diagram



Pin Diagram



Pin Description

| Name | Pin # | Type | Description |
|--|-------|------|---|
| V _{EE} | 5 | P | Connect to Negative power supply |
| CLK | 7 | I_PD | Non-inverting differential clock input |
| _n CLK | 6 | I_PU | Inverting differential clock input |
| V _{CC} | 8 | P | Connect to 3.3V. |
| Q ₁ , _n Q ₁ | 3,4 | O | Differential output pair, LVPECL interface level. |
| Q ₀ , _n Q ₀ | 1,2 | O | Differential output pair, LVPECL interface level. |

Note:

1. I = Input, O = Output, P = Power supply connection, I_PD = Input with pull down, I_PU = Input with pull up

Pin Characteristics

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
|-----------------------|---------------------------|------------|------|------|------|-------|
| C _{IN} | Input Capacitance | | | | 4 | pF |
| R _{pullup} | Input Pullup Resistance | | | 50 | | KΩ |
| R _{pulldown} | Input Pulldown Resistance | | | 50 | | |

Absolute Maximum Ratings⁽¹⁾

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
|------------------|---------------------|-------------------|------|------|-----------------------|-------|
| V _{CC} | Supply voltage | Referenced to GND | | | 4.6 | V |
| V _{IN} | Input voltage | Referenced to GND | -0.5 | | V _{CC} +0.5V | |
| V _{OUT} | Output voltage | Referenced to GND | -0.5 | | V _{CC} +0.5V | |
| T _{STG} | Storage temperature | | -65 | | 150 | °C |

Note:

1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and correct functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Operating Conditions

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
|-----------------|----------------------|------------|------|------|------|-------|
| V _{CC} | Power Supply Voltage | | 3.0 | 3.3 | 3.6 | V |
| T _A | Ambient Temperature | | -40 | | 85 | °C |
| I _{EE} | Power Supply Current | 500 MHz | | | 60 | mA |

Differential DC Input Characteristics (T_A = -40°C to 85°C, V_{CC} = 3.0V to 3.6V unless otherwise stated.)

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units | |
|------------------|---|------------|--|------|------------------------|-------|----|
| I _{IH} | Input High Current | nCLK | V _{IN} = V _{CC} = 3.6V | | | 5 | uA |
| | | CLK | V _{IN} = V _{CC} = 3.6V | | | 150 | uA |
| I _{IL} | Input Low Current | nCLK | V _{CC} = 3.6V, V _{IN} = 0V | -150 | | | uA |
| | | CLK | V _{CC} = 3.6V, V _{IN} = 0V | -5 | | | uA |
| V _{PP} | Peak-to-peak Voltage | | 0.15 | | 1.3 | V | |
| V _{CMR} | Common Mode Input Voltage ^(1, 2) | | V _{EE} +0.5 | | V _{CC} -0.85V | V | |

Notes:

1. For single ended applications, the maximum input voltage for CLK and nCLK is V_{CC}+0.3V
2. Common mode voltage is defined as V_{IH}.

LVPECL DC Characteristics

($T_A = -40^{\circ}\text{C}$ to 85°C , $V_{CC} = 3.0\text{V}$ to 3.6V , $R_L = 50\Omega$ to $V_{CC} - 2\text{V}$, unless otherwise stated below.)

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
|-------------|--|---------------------|---|------|--------------|---------------|
| I_{IH} | Input High Current | $\bar{n}\text{CLK}$ | $V_{IN} = V_{CC} = 3.6\text{V}$ | | 5 | μA |
| | | CLK | $V_{IN} = V_{CC} = 3.6\text{V}$ | | 150 | |
| I_{IL} | Input Low Current | $\bar{n}\text{CLK}$ | $V_{CC} = 3.6\text{V}$, $V_{IN} = 0\text{V}$ | -150 | | |
| | | CLK | $V_{CC} = 3.6\text{V}$, $V_{IN} = 0\text{V}$ | -5 | | |
| V_{PP} | Peak-to-peak Voltage | | 0.3 | | 1 | V |
| V_{CMR} | Common Mode Input Voltage; Note ^(1,2) | | $V_{EE}+1.5$ | | V_{CC} | |
| V_{OH} | Output High Voltage | | $V_{CC}-1.4$ | | $V_{CC}-0.9$ | |
| V_{OL} | Output Low Voltage | | $V_{CC}-2.0$ | | $V_{CC}-1.6$ | |
| V_{SWING} | Peak-to-peak Output Voltage Swing | | 0.6 | | 1.0 | |

Notes:

- For single ended applications, the maximum input voltage for PCLK and $\bar{n}\text{PCLK}$ is $V_{CC}+0.3\text{V}$.
- Common mode voltage is defined as V_{IH} .

AC Characteristics⁽¹⁾ ($T_A = -40^{\circ}\text{C}$ to 85°C , $V_{CC} = 3.0\text{V}$ to 3.6V , $R_L = 50\Omega$ to $V_{CC} - 2\text{V}$, unless otherwise stated below.)

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
|--------------|--------------------------------------|------------|------|------|------|-------|
| f_{max} | Output Frequency | | | | 800 | MHz |
| t_{pd} | Propagation Delay ⁽²⁾ | | 1.0 | | 2.0 | ns |
| $T_{sk(o)}$ | Output-to-output Skew ⁽³⁾ | | | | 100 | ps |
| $T_{sk(pp)}$ | Part-to-part Skew ⁽⁴⁾ | | | | 150 | |
| t_r/t_f | Output Rise/Fall time | 20% - 80% | 75 | | 300 | |
| odc | Output duty cycle | | 40 | | 60 | % |

Notes:

- All parameters are measured at 500MHz unless noted otherwise
- Measured from the $V_{CC}/2$ of the input to the differential output crossing point
- Defined as skew between outputs at the same supply voltage and with equal load condition. Measured at the outputs differential crossing point.
- Defined as skew between outputs on different parts operating at the same supply voltage and with equal load condition. Measured at the outputs differential crossing point.

Applications Information

Wiring the differential input to accept single ended levels

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_{REF} = V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V_{REF} in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{DD} = 3.3V$, V_{REF} should be 1.25V and $R1/R2 = 0.609$.





Figure 2: Single-ended Signal Driving Differential Input

Packaging Mechanical: 8-Pin SOIC (W)



Ordering Information(1,2)

| Ordering Code | Package Code | Package Description |
|---------------|--------------|-----------------------------|
| PI6C485311WE | W | Pb-free & Green, 8-pin SOIC |

Notes:

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
2. E = Pb-free and Green

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Clock Buffer](#) category:

Click to view products by [Diodes Incorporated](#) manufacturer:

Other Similar products are found below :

[MPC962309EJ-1H](#) [NB4N121KMNG](#) [IDT49FCT805ASO](#) [MK2308S-1HILF](#) [PL133-27GI-R](#) [NB3L02FCT2G](#) [NB3L03FCT2G](#)
[ZL40200LDG1](#) [ZL40205LDG1](#) [9FG1200DF-1LF](#) [9FG1001BGLF](#) [PI49FCT20802QE](#) [PI6C10810HE](#) [NB7L1008MNG](#) [NB7L14MN1G](#)
[PI49FCT20807QE](#) [PI6C4931502-04LIEX](#) [ZL80002QAB1](#) [PI6C4931504-04LIEX](#) [PI6C10806BLEX](#) [ZL40226LDG1](#) [8T73S208B-01NLGI](#)
[SY75578LMG](#) [PI49FCT32805QEX](#) [PL133-27GC-R](#) [MC10LVEP11DG](#) [MC10EP11DTG](#) [MC100LVEP11DG](#) [MC100E111FNG](#)
[MC100EP11DTG](#) [NB7L14MMNG](#) [NB6L14MMNR2G](#) [NB6L611MNG](#) [NB7V58MMNHTBG](#) [NB3N111KMNR4G](#) [ADCLK944BCPZ-R7](#)
[ZL40217LDG1](#) [NB7LQ572MNG](#) [HMC940LC4BTR](#) [9DB801BGLF](#) [ADCLK946BCPZ-REEL7](#) [ADCLK946BCPZ](#) [ADCLK905BCPZ-R2](#)
[ADCLK905BCPZ-R7](#) [ADCLK907BCPZ-R2](#) [ADCLK907BCPZ-WP](#) [ADCLK914BCPZ-R2](#) [ADCLK914BCPZ-R7](#) [ADCLK925BCPZ-R2](#)
[ADCLK925BCPZ-R7](#)