



## High Performance 1:10 Multi-Voltage CMOS Buffer

#### Features

- 10 single-ended outputs Fanout Buffer
- Up to 200MHz output frequency
- Ultra low output additive jitter = 0.05 ps (typ.) ٠
- Selectable reference inputs support Xtal (10~50MHz), singleended and differential
- Low output skew  $\sim$  50ps (typ.)
- Propagation delay  $\sim 2ns$  (typ@3.3V) ٠
- 2.5V / 3.3V operation
- User configurable output VDD in different banks:
  - Mixed 3.3V core/2.5V output operating supply
  - Mixed 3.3V core/1.8V output operating supply
  - Mixed 3.3V core/1.5V output operating supply
  - Mixed 2.5V core/1.8V output operating supply
  - Mixed 2.5V core/1.5V output operating supply
- Industrial temperature range: -40°C to +85°C
- Packaging (Pb-free & Green available):
  - 32-pin TQFN (ZH)


#### Applications


- · Networking systems including switches and Routers
- High frequency backplane based computing and telecom • platforms

#### Description

The PI6C49X0210-A is a high performance multi-voltage 10-outputs CMOS Fanout Buffer with internal Crystal Oscillator. The XTAL range is from 10MHz to 50MHz. The device has a wide range of operating voltages of 2.5V and 3.3V. The device also provides user selectable output VDD option, which provides excellent flexibilities to users. This device is ideal for systems that need to distribute low jitter clock signals to multiple destinations.

### **Pin Configuration**





#### **Block Diagram**





### **Pin Description**

Pin#	Pin Name	Ту	ре	Description
1, 3, 5, 7, 8, 17, 18, 20, 22, 24	CLK0~9	Output		Clock Outputs
2, 6, 19, 23	V <sub>DDO</sub>	Power		Output Power Supplier
15, 26	GND	Power		Output Ground
4, 9, 16, 21, 25, 32	GNDO	Power		Core Ground
10	V <sub>DD</sub>	Power		Core Power Supplier
11	XIN	Input		Crystal interface
12	XOUT	Output		Crystal interface
13	IN0	Input	Pull-down	REF0 Diff or Single End
14	IN0#	Input	Pull-up/ Pull- down	REF0 Diff, When IN0 is single end ref clock0 and IN0# internal bias as Vdd/2
27	IN1#	Input	Pull-up/ Pull- down	REF1 Diff, When IN1 is single end ref clock1 and IN1# internal bias as Vdd/2
28	IN1	Input	Pull-down	REF1 Diff or Single End
30, 29	IN_SEL[0:1]	Input	Pull-down	IN-SEL[0:1] select XTAL, REF1 and REF0 input
31	ENABLE	Input		Active High Output Enable

### **Input Mode Selection Logic**

IN_SEL0	IN_SEL1	Selected Input		
1	1	XTAL		
0	1 XTAL			
1	0	REF1 Diff or Single End		
0	0	REF0 Diff or Single End		

### **Input/Output Operation State**

Input State	Output State
IN[0:1], IN[0:1]# open	Logic Low
IN[0:1], IN[0:1]# both to ground	Logic Low
IN[0:1]=High, IN[0:1]# =Low	Logic High
IN[0:1]=Low, IN[0:1]# =High	Logic Low

### **Output Mode Selection**

ENABLE	Output CLK0~9
GND	High-impedance
VDD	Enabled





Symbols	Parameters	Test Conditions	Min.	Тур	Max.	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current	ENABLE = '0'			32	mA
I <sub>DDO</sub>	Output Supply Current	ENABLE = '0'			1	mA

#### **Power Supply DC Characteristics** ( $V_{DD}/V_{DDO} = 3.3V \pm 5\%$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$ )

#### **Power Supply DC Characteristics** ( $V_{DD}/V_{DDO} = 2.5V \pm 5\%$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$ )

Symbols	Parameters	Test Conditions	Min.	Тур	Max.	Units
V <sub>DD</sub>	Core Supply Voltage		2.375	2.5	2.625	V
V <sub>DDO</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current	ENABLE = '0'			15	mA
I <sub>DDO</sub>	Output Supply Current	ENABLE = '0'			0.7	mA

#### Power Supply DC Characteristics ( $V_{DD} = 3.3V \pm 5\%$ , $V_{DDO} = 2.5V \pm 5\%$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$ )

Symbols	Parameters	Test Conditions	Min.	Тур	Max.	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current	ENABLE = '0'			29	mA
I <sub>DDO</sub>	Output Supply Current	ENABLE = '0'			0.6	mA

### Power Supply DC Characteristics ( $V_{DD} = 3.3V \pm 5\%$ , $V_{DDO} = 1.8V \pm 0.2V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$ )

Symbols	Parameters	Test Conditions	Min.	Тур	Max.	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		1.6	1.8	2.0	V
I <sub>DD</sub>	Power Supply Current	ENABLE = '0'			29	mA
I <sub>DDO</sub>	Output Supply Current	ENABLE = '0'			0.4	mA

### **Power Supply DC Characteristics** ( $V_{DD} = 3.3V \pm 5\%$ , $V_{DDO} = 1.5V \pm 0.15V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$ )

Symbols	Parameters	Test Conditions	Min.	Тур	Max.	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		1.35	1.5	1.65	V
I <sub>DD</sub>	Power Supply Current	ENABLE = '0'			29	mA
I <sub>DDO</sub>	Output Supply Current	ENABLE = '0'			0.3	mA





Power Supply	DC Characteristics ( $V_{DD} - 2.5 V \pm 5\%$ )	$v_{\rm DDO} - 1.8 v \pm 0.2 v$	$, 1_{\rm A}40$	) C 10 85	<u>()</u>	
Symbols	Parameters	Test Conditions	Min.	Тур	Max.	Units
V <sub>DD</sub>	Core Supply Voltage		2.375	2.5	2.625	V
V <sub>DDO</sub>	Output Supply Voltage		1.6	1.8	2.0	V
I <sub>DD</sub>	Power Supply Current	ENABLE = '0'			13	mA
I <sub>DDO</sub>	Output Supply Current	ENABLE = '0'			0.4	mA

#### **Power Supply DC Characteristics** $(V_{DD} = 2.5V + 5\% V_{DDO} = 1.8V + 0.2V T_{A} = -40^{\circ}C$ to $85^{\circ}C$ )

### **Power Supply DC Characteristics** ( $V_{DD} = 2.5V \pm 5\%$ , $V_{DDO} = 1.5V \pm 0.15V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$ )

Symbols	Parameters	Test Conditions	Min.	Тур	Max.	Units
V <sub>DD</sub>	Core Supply Voltage		2.375	2.5	2.625	V
V <sub>DDO</sub>	Output Supply Voltage		1.35	1.5	1.65	V
I <sub>DD</sub>	Power Supply Current	ENABLE = '0'			13	mA
I <sub>DDO</sub>	Output Supply Current	ENABLE = '0'			0.3	mA





Symbols	Parameters	Test Conditions	Min.	Тур	Max.	Units
V	In mut II'r ah Walto an	$V_{DD}=3.3V\pm5\%$	2		$V_{DD} + 0.3$	V
V <sub>IH</sub>	Input High Voltage	$V_{DD}=2.5V\pm5\%$	1.7		$V_{DD} + 0.3$	V
V···	Input Low Voltage	$V_{DD}=3.3V\pm5\%$	-0.3		0.8	V
V <sub>IL</sub>	Input Low Voltage	$V_{DD}=2.5V\pm5\%$	-0.3		0.7	V
		$V_{\text{DDO}} = 3.3 \text{V} \pm 5\%^{(1)}$	2.6			V
		$V_{DDO} = 2.5V \pm 5\%$	2.0			V
	Output High Voltage (I <sub>OH</sub> = -8mA)	$\begin{array}{c} V_{DDO} = 1.8V \pm \\ 0.2V^{(1)} \end{array}$	1.5			V
V		$V_{DDO} = 1.5V \pm 0.15V^{(1)}$	1.0			V
V <sub>OH</sub>		$V_{\text{DDO}} = 3.3 \text{V} \pm 5\%^{(1)}$	3.0			
		$V_{DDO} = 2.5V \pm 5\%$	2.0			
	Output High Voltage (I <sub>OH</sub> = -12mA)	$V_{DDO} = 1.8V \pm 0.2V^{(1)}$	1.5			
		$V_{DDO} = 1.5V \pm 0.15V^{(1)}$	1.0			
		$V_{\rm DDO} = 3.3 \rm V \pm 5\%^{(1)}$			0.5	V
		$V_{DDO} = 2.5V \pm 5\%$			0.5	V
	Output Low Voltage (I <sub>OL</sub> = 8mA)	$V_{\text{DDO}} = 1.8V \pm 0.2V$ (1)			0.4	V
17		$V_{\text{DDO}} = 1.5 \text{V} \pm 0.15 \text{V}$			0.35	v
V <sub>OL</sub>		$V_{\rm DDO} = 3.3 \rm V \pm 5\%^{(1)}$			0.25	V
		$V_{DDO} = 2.5V \pm 5\%$			0.25	V
	Output Low Voltage (I <sub>OL</sub> = 12mA)	$V_{\text{DDO}} = 1.8V \pm 0.2V$			0.3	V
		$V_{\text{DDO}} = 1.5 \text{V} \pm 0.15 \text{V}$			0.35	v
		$V_{\rm DDO} = 3.3 \rm V \pm 5\%^{(1)}$		9		Ω
		$V_{DDO}=2.5V\pm~5\%$		10		Ω
R <sub>OUT</sub>	Output Impedence	$V_{DDO} = 1.8V \pm 0.2V$		20		Ω
		$V_{DDO} = 1.5V \pm 0.15V$		30		Ω

# **Single-Ended DC Characteristics** $(T_A = -40^{\circ}C \text{ to } 85^{\circ}C)$

#### Notes:

1. Outputs terminated with  $50\Omega$  to  $V_{DDO}$  /2. See Parameter Measurement section, "Load Test Circuit" diagrams.





Symbols	Para	meters	Test Conditions	Min.	Тур	Max.	Units	
I <sub>IH</sub>	Input High Current	IN[0:1], IN[0:1]#	$V_{DD} = V_{IN} = 3.465 V$ or 2.625 V			100	uA	
т	Input Low	IN[0:1]	$V_{DD} = 3.465 V \text{ or}$ 2.625 V $V_{IN} = 0 V$	-1			uA	
I <sub>IL</sub>	Current	IN[0:1]#	$V_{DD} = 3.465 V \text{ or}$ 2.625 V $V_{IN} = 0 V$	-50			uA	
V	Peak-to-Peak Input Voltage (1)		$V_{DD} = 3.3 V$	0.25		1.3	v	
V <sub>PP</sub>	Peak-to-Peak	input voltage	$V_{DD} = 2.5 V$	0.25		1.3		
V <sub>CMR</sub>		le Input Voltage	$V_{DD} = 3.3 V$	0.5		V <sub>DD</sub> -1.35V	v	
	(1,2)		$V_{DD} = 2.5 V$	0.5		V <sub>DD</sub> -0.85V		

## **Differential input DC Characteristics** ( $T_A = -40^{\circ}C$ to $85^{\circ}C$ )

Notes:

1.  $V_{IL}$  should not be less than -0.3V.

2. Common mode voltage is defined as  $V_{IH}$ .





3.3V Absolute Maximum Ratings (Above which the useful life may be impaired. For user guidelines only, not tested.)

#### Note:

Storage Temperature65°C to +150°C
$V_{DD}$ , $V_{DDO}$ Voltage0.5V to +3.6V
Output Voltage (max. 4.6V) $-0.5V$ to $V_{DD}+0.5V$
Input Voltage (max 4.6V)0.5V to V <sub>DD</sub> +0.5V
Junction Temperature

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### AC Characteristics (Over Operating Range: $V_{DD}/V_{DDO} = 3.3V \pm 5\%$ , $T_A = -40^\circ$ to $85^\circ$ C)

Parameters	De	scription	Test Conditions <sup>(1)</sup>	Min.	Тур	Max.	Units
		Using External Crystal		10		50	
f <sub>MAX</sub>		Using External Clock Source <sup>(2)</sup>		DC		200	MHz
odc	Output Duty Cycle		125MHz	45		55	%
t <sub>sk(o)</sub>	Output Skew <sup>(3)</sup>					80	ps
t <sub>jit(Ø)</sub>	RMS Phase Jitter (I	Random)	25MHz crystal @ (Integration Range: 100Hz-1MHz)		0.2		ps
tjit(additive)	Additive RMS Phas	e Jitter (Random)	125MHz reference input @ (Integra- tion Range: 12kHz- 20MHz)		0.05		ps
$t_{\rm R}/t_{\rm F}$	Output Rise/Fall Ti	me	20% to 80%	200		800	ps
t <sub>EN</sub>	Output Enable Time	ENABLE				5	cycles
t <sub>DIS</sub>	Output Disable Tim	e ENABLE				5	cycles
MUXisolation	MUX Isolation	•	155.52MHz		64		dB

Notes:

1. Unless noted otherwise, all parameters are tested with xtal @  $f \le Fxtal_max$ ; outputs are terminated @  $50\Omega$  to  $V_{DDO}/2$ , see waveforms.

2. Diff external clock source is driving IN0/IN0# and IN1/IN1# input. IN0/IN1 can be single end ref clock when IN0# /IN1# set as VDD/2

3. Identical conditions: loading, transitions, supply voltage, temperature, package type and speed grade.



A product Line of Diodes Incorporated



PI6C49X0210-A

2.5V Absolute Maximum Ratings (Above which the useful life may be impaired. For user guidelines only, not tested.)

#### Note:

Storage Temperature	65°C to +150°C
V <sub>DD,</sub> V <sub>DDO</sub> Voltage	-0.5V to +3.6V
Output Voltage (max. 4.6V)	-0.5V to V <sub>DD</sub> +0.5V
Input Voltage (max 4.6V)	-0.5V to V <sub>DD</sub> +0.5V
Junction Temperature	125°C max

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

AC Characteristics (Over Operating Range:  $V_{DD}/V_{DDO} = 2.5V \pm 5\%$ ,  $T_A = -40^{\circ}$  to  $85^{\circ}$ C)

Parameters	De	scription	Test Conditions <sup>(1)</sup>	Min.	Тур	Max.	Units
		Using External Crystal		10		50	
f <sub>MAX</sub>	Output Frequency U	Using External Clock Source <sup>(2)</sup>		DC		200	MHz
odc	Output Duty Cycle		125MHz	45		55	%
t <sub>sk(o)</sub>	Output Skew <sup>(3)</sup>					80	ps
t <sub>jit(Ø)</sub>	RMS Phase Jitter (I	Random)	25MHz @ (Integra- tion Range: 100Hz- 1MHz)		0.2		ps
tjit(additive)	Additive RMS Phas	se Jitter (Random)	125MHz @ (Integra- tion Range: 12kHz- 20MHz)		0.05		ps
$t_{\rm R}/t_{\rm F}$	Output Rise/Fall Ti	me	20% to 80%	200		800	ps
t <sub>EN</sub>	Output Enable Time	ENABLE				5	cycles
t <sub>DIS</sub>	Output Disable Tim	<sup>e</sup> ENABLE				5	cycles
MUX <sub>isolation</sub>	MUX Isolation	·	155.52MHz		63		dB

Notes:

1. Unless noted otherwise, all parameters are tested with xtal @  $f \le Fxtal_max$ ; outputs are terminated @ 50 $\Omega$  to  $V_{DDO}/2$ , see waveforms.

2. Diff external clock source is driving IN0/IN0# and IN1/IN1# input. IN0/IN1 can be single end ref clock when IN0# /IN1# set as VDD/2

3. Identical conditions: loading, transitions, supply voltage, temperature, package type and speed grade.





Parameters	De	scription	Test Conditions <sup>(1)</sup>	Min.	Тур	Max.	Units
		Using External Crystal		10	10	50	
f <sub>MAX</sub>	Output Frequency U	Using External Clock Source <sup>(2)</sup>		DC		200	MHz
odc	Output Duty Cycle		125MHz	45		55	%
t <sub>sk(o)</sub>	Output Skew <sup>(3)</sup>					80	ps
t <sub>jit(Ø)</sub>	RMS Phase Jitter (I	Random)	25MHz @ (Integra- tion Range: 100Hz- 1MHz)		0.2		ps
tjit(additive)	Additive RMS Phas	e Jitter (Random)	125MHz @ (Integra- tion Range: 12kHz- 20MHz)		0.05		ps
$t_{\rm R}/t_{\rm F}$	Output Rise/Fall Ti	me	20% to 80%	200		800	ps
t <sub>EN</sub>	Output Enable Time	ENABLE				5	cycles
t <sub>DIS</sub>	Output Disable Tim	<sup>e</sup> ENABLE				5	cycles
MUX <sub>isolation</sub>	MUX Isolation		155.52MHz		62		dB

#### AC Characteristics (Over Operating Range: $V_{DD} = 3.3V \pm 5\%$ , $V_{DDO} = 2.5V \pm 5\%$ , $T_A = -40^{\circ}$ to $85^{\circ}$ C)

Notes:

1. Unless noted otherwise, all parameters are tested with xtal @ f <= Fxtal\_max,; outputs are terminated @  $50\Omega$  to  $V_{DDO}/2$ , see waveforms.

2. Diff external clock source is driving IN0/IN0# and IN1/IN1# input. IN0/IN1 can be single end ref clock when IN0# /IN1# set as VDD/2

3. Identical conditions: loading, transitions, supply voltage, temperature, package type and speed grade.





Parameters	De	scription	Test Conditions <sup>(1)</sup>	Min.	Тур	Max.	Units
		Using External Crystal		10	10 50	50	MHz
f <sub>MAX</sub>	Output Frequency U Solution	Using External Clock Source <sup>(2)</sup>		DC		200	
odc	Output Duty Cycle		125MHz	45		55	%
t <sub>sk(0)</sub>	Output Skew <sup>(3)</sup>					80	ps
t <sub>jit(Ø)</sub>	RMS Phase Jitter (I	Random)	25MHz @ (Integra- tion Range: 100Hz- 1MHz)		0.15		ps
tjit(additive)	Additive RMS Phas	e Jitter (Random)	125MHz @ (Integra- tion Range: 12kHz- 20MHz)		0.05		ps
$t_{\rm R}/t_{\rm F}$	Output Rise/Fall Ti	me	20% to 80%	200		900	ps
t <sub>EN</sub>	Output Enable Time	ENABLE				5	cycles
t <sub>DIS</sub>	Output Disable Tim	e ENABLE				5	cycles
<b>MUX</b> isolation	MUX Isolation	•	155.52MHz		58		dB

#### AC Characteristics (Over Operating Range: $V_{DD} = 3.3V \pm 5\%$ , $V_{DDO} = 1.8V \pm 0.2V$ , $T_A = -40^{\circ}$ to $85^{\circ}$ C)

Notes:

1. Unless noted otherwise, all parameters are tested with xtal @ f <= Fxtal\_max,; outputs are terminated @  $50\Omega$  to  $V_{DDO}/2$ , see waveforms.

2. Diff external clock source is driving IN0/IN0# and IN1/IN1# input. IN0/IN1 can be single end ref clock when IN0# /IN1# set as VDD/2

3. Identical conditions: loading, transitions, supply voltage, temperature, package type and speed grade.





Parameters	De	scription	Test Conditions <sup>(1)</sup>	Min.	Тур	Max.	Units
		Using External Crystal		10 50	50		
f <sub>MAX</sub>	Output Frequency U S	Using External Clock Source <sup>(2)</sup>		DC		200	MHz
odc	Output Duty Cycle		125MHz	45		55	%
t <sub>sk(0)</sub>	Output Skew <sup>(3)</sup>					80	ps
t <sub>jit(Ø)</sub>	RMS Phase Jitter (I	Random)	25MHz @ (Integra- tion Range: 100Hz- 1MHz)		0.2		ps
tjit(additive)	Additive RMS Phas	e Jitter (Random)	125MHz @ (Integra- tion Range: 12kHz- 20MHz)		0.05		ps
$t_{\rm R}/t_{\rm F}$	Output Rise/Fall Ti	ne	20% to 80%	200		900	ps
t <sub>EN</sub>	Output Enable Time	e ENABLE				5	cycles
t <sub>DIS</sub>	Output Disable Tim	e ENABLE				5	cycles
MUXisolation	MUX Isolation	•	155.52MHz		53		dB

#### AC Characteristics (Over Operating Range: $V_{DD} = 3.3V \pm 5\%$ , $V_{DDO} = 1.5V \pm 0.15V$ , $T_A = -40^{\circ}$ to $85^{\circ}$ C)

Notes:

1. Unless noted otherwise, all parameters are tested with xtal @ f <= Fxtal\_max,; outputs are terminated @  $50\Omega$  to  $V_{DDO}/2$ , see waveforms.

2. Diff external clock source is driving IN0/IN0# and IN1/IN1# input. IN0/IN1 can be single end ref clock when IN0# /IN1# set as VDD/2

3. Identical conditions: loading, transitions, supply voltage, temperature, package type and speed grade.





Parameters	De	scription	Test Conditions <sup>(1)</sup>	Min.	Тур	Max.	Units
		Using External Crystal		10		50	
f <sub>MAX</sub>	Output Frequency U So	Using External Clock Source <sup>(2)</sup>		DC		200	MHz
odc	Output Duty Cycle		125MHz	45		55	%
t <sub>sk(0)</sub>	Output Skew <sup>(3)</sup>					80	ps
t <sub>jit(Ø)</sub>	RMS Phase Jitter (I	Random)	25MHz @ (Integra- tion Range: 100Hz- 1MHz)		0.15		ps
tjit(additive)	Additive RMS Phas	e Jitter (Random)	125MHz @ (Integra- tion Range: 12kHz- 20MHz)		0.12		ps
$t_{\rm R}/t_{\rm F}$	Output Rise/Fall Ti	me	20% to 80%	200		900	ps
t <sub>EN</sub>	Output Enable Time	ENABLE				5	cycles
t <sub>DIS</sub>	Output Disable Tim	e ENABLE				5	cycles
MUXisolation	MUX Isolation	•	155.52MHz		59		dB

#### AC Characteristics (Over Operating Range: $V_{DD} = 2.5V \pm 5\%$ , $V_{DDO} = 1.8V \pm 0.2V$ , $T_A = -40^{\circ}$ to $85^{\circ}$ C)

Notes:

1. Unless noted otherwise, all parameters are tested with xtal @ f <= Fxtal\_max,; outputs are terminated @  $50\Omega$  to  $V_{DDO}/2$ , see waveforms.

2. Diff external clock source is driving IN0/IN0# and IN1/IN1# input. IN0/IN1 can be single end ref clock when IN0# /IN1# set as VDD/2

3. Identical conditions: loading, transitions, supply voltage, temperature, package type and speed grade.





Parameters	De	scription	Test Conditions <sup>(1)</sup>	Min.	Тур	Max.	Units
		Using External Crystal		10		50	
f <sub>MAX</sub>	Output Frequency U S	Using External Clock Source <sup>(2)</sup>		DC		200	MHz
odc	Output Duty Cycle		125MHz	45		55	%
t <sub>sk(o)</sub>	Output Skew <sup>(3)</sup>					80	ps
t <sub>jit(Ø)</sub>	RMS Phase Jitter (I	Random)	25MHz @ (Integra- tion Range: 100Hz- 1MHz)		0.15		ps
tjit(additive)	Additive RMS Phas	e Jitter (Random)	125MHz @ (Integra- tion Range: 12kHz- 20MHz)		0.05		ps
$t_{\rm R}/t_{\rm F}$	Output Rise/Fall Ti	me	20% to 80%	200		900	ps
t <sub>EN</sub>	Output Enable Time	ENABLE				5	cycles
t <sub>DIS</sub>	Output Disable Tim	e ENABLE				5	cycles
MUXisolation	MUX Isolation	•	155.52MHz		55		dB

#### AC Characteristics (Over Operating Range: $V_{DD} = 2.5V \pm 5\%$ , $V_{DDO} = 1.5V \pm 0.15V$ , $T_A = -40^{\circ}$ to $85^{\circ}$ C)

Notes:

1. Unless noted otherwise, all parameters are tested with xtal @ f <= Fxtal\_max,; outputs are terminated @  $50\Omega$  to  $V_{DDO}/2$ , see waveforms.

2. Diff external clock source is driving IN0/IN0# and IN1/IN1# input. IN0/IN1 can be single end ref clock when IN0# /IN1# set as VDD/2

3. Identical conditions: loading, transitions, supply voltage, temperature, package type and speed grade.

4. These parameters are guaranteed, but not tested. Max delay is 4 cycles. Min. setup time = 3ns.


#### **Crystal Oscillator Characteristics**

Parameters	Description	Min	Тур	Max.	Units
OSCMODE	Mode of Oscillation	l	Fundamental		
FREQ	Frequency	10	25	50	MHz
C <sub>ON-CHIP</sub>	On chip Load Capacitance		12		pF






#### Waveforms



#### **AC Test Circuit Load**



 $V_{DD}/V_{DDO} = 1.8V \pm 0.2V,$  $2.5V \pm 5\%$ ,  $3.3V \pm 5\%$ 

Crystal Characteristic (link to "http://www.pericom.com/products/timing/crystals/index.php" for more detailed and different size crystal specifications)

Parameters	Description	Min	Тур	Max.	Units
OSCMODE	Mode of Oscillation	]	Fundamental		
FREQ	Frequency	10	25	50	MHz
ESR <sup>(1)</sup>	Equivalent Series Resistance	30		50	Ohm
CLOAD	Load Capacitance		18		pF
CSHUNT	Shunt Capacitance			7	pF
DRIVE level				1	mW

Note: 1. ESR value is dependent upon frequency of oscillation







#### **Phase Noise and Additive Jitter**

Output phase noise (Dark Blue) vs Input Phase noise (light blue)

Additive jitter is calculated at ~47fs RMS (12kHz to 20MHz). Additive jitter =  $\sqrt{(\text{Output jitter}^2 - \text{Input jitter}^2)}$ 



#### **Oscillator Phase Jitter**







### Application Information

#### Wiring the differential input to accept single ended levels

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_{REF} = V_{DD}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to postion the V REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{DD}$  = 3.3V, V\_REF should be 1.25V and R1/R2 = 0.609.





Figure 1. Single-ended input to Differential input device

#### **Power Supply Filtering Techniques**

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. All power pins should be individually connected to the power supply plane through vias, 0.1µF and 1µF bypass capacitors should be used for each pin.








#### **Application Notes**

### Clock IC Crystal loading cap. design guide



CL = crystal spec. loading cap.

 $C_in/out = (3 \sim 5pF)$  of IC pin cap.

 $Cb = PCB trace (2 \sim 4pF)$ 

C1,C2 = load cap. of design

Rd = 50 to 1000hm drive level limit (Optimized for 25MHz 18pf XTAL without Rd)

Design guide: C1=C2=2 \*CL - (Cb +C\_in/out) to meet target +/-ppm < 20 ppm

Example1: Select CL=18 pF crystal, C1=C2=2\*(18pF) - (4pF+5pF)=27pF, check datasheet too

Example2: For higher frequency crystal (=>20MHz), can use formula C1=C2=2\*(CL-6), can do fine tune of C1, C2 for more accurate ppm if necessary


#### **Thermal Information**

Symbol	Description	Condition	
$\Theta_{\mathrm{JA}}$	Junction-to-ambient thermal resistance	Still air	44.7 °C/W
$\Theta_{ m JC}$	Junction-to-case thermal resistance		21.7 °C/W





## **Crystal Input Drive Level vs Series Resistor Value**




Note:

1. Drive Level above is with regards to VDD = 3.3V. If VDD= 2.5V, drive level is 25% lower

2. For Rd= 0 Ohm, Drive Level =  $310 \mu W$ 







Note:

· For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php

#### **Ordering Information**<sup>(1,2,3)</sup>

Ordering Code	Package Code	Package Description	
PI6C49X0210-AZHIE	ZH	Pb-Free and Green 32-pin TQFN	
PI6C49X0210-AZHIEX	ZH	Pb-Free and Green 32-pin TQFN, Tape & Reel	

Notes:

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/

E = Pb-free and Green 2.

3. X suffix = Tape/Reel





#### IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

#### LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

A. Life support devices or systems are devices or systems which:

1. are intended to implant into the body, or

2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.

A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2016, Diodes Incorporated www.diodes.com

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Buffer category:

Click to view products by Diodes Incorporated manufacturer:

Other Similar products are found below :

MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF PI49FCT20802QE PI6C10810HE NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX PI6C10806BLEX ZL40226LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R MC10LVEP11DG MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB7L14MMNG NB6L14MMNR2G NB6L611MNG NB7V58MMNHTBG NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1 NB7LQ572MNG HMC940LC4BTR 9DB801BGLF ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK905BCPZ-R2 ADCLK905BCPZ-R7 ADCLK907BCPZ-R2 ADCLK907BCPZ-WP ADCLK914BCPZ-R2 ADCLK914BCPZ-R7 ADCLK925BCPZ-R2 ADCLK925BCPZ-R7