



4-Output PCle Gen 4 Clock Generator for Automotive Applications

Features

- → 1.8V supply voltage
- → Crystal/CMOS input: 25 MHz
- → 4 differential low power HCSL outputs with on-chip termination
- → Individual output enable
- → Reference CMOS output
- → Programmable Slew rate and output amplitude for each output
- → Differential outputs blocked until PLL is locked
- → Selectable 0%, -0.25% or -0.5% spread on differential outputs
- → Strapping pins or SMBus for configuration;
- → 3.3V tolerant SMBus interface support
- → Very low jitter outputs
 - ♦ Differential cycle-to-cycle jitter <50ps
 - ♦ Differential output-to-output skew <50ps
 - ♦ PCIe Gen1/Gen2/Gen3/ Gen4 compliant
 - ♦ CMOS REFOUT phase jitter is < 1.5ps RMS
- → AEC-Q 100 qualified, Automotive Grade 2 support
- → Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- → Halogen and Antimony Free. "Green" Device (Note 3)
- → For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative.

https://www.diodes.com/quality/product-definitions/


→ Packaging (Pb-free & Green): 32-lead 5×5mm TQFN

Description

The PI6CG184Q is an 4-output very low power PCIe Gen4 clock generator. It uses 25MHz crystal or CMOS reference as an input to generate the 100MHz low power differential HCSL outputs with on-chip terminations. The on-chip termination can save 16 external resistors and make layout easier. An additional buffered reference output is provided to serve as a low noise reference for other circuitry.

It uses Diodes proprietary PLL design to achieve very low jitter that meets PCIe Gen1/Gen2/Gen3/Gen4 requirements. It also provides various options such as different slew rate and amplitude through strapping pins or SMBUS so that users can configure the device easily to get the optimized performance for their individual boards. The device also supports selectable spread-spectrum options to reduce EMI for Automotive applications.

Block Diagram




Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.





Pin Configuration



Pin Description

Pin #	Pin Name	Ту	pe	Description
1	GND_XTAL	Power		Ground for oscillator circuit
2	XTAL_IN/CLK	Input		Crystal input or CMOS reference input
3	XTAL_OUT	Output		Crystal output
4	V _{DD} _OSC	Power		Power supply for oscillator circuitry, nominal 1.8V
5	V _{DD} _REFOUT	Power		Power supply for buffered CMOS output
6	SADR/REFOUT	Input/ Output	CMOS	Latch to select SMBus Address or 1.8V LVCMOS REFOUT. This pin has internal pull-down.
7	GND_REFOUT	Power		Ground for REFOUT
8	GND_DIG	Power		Ground for digital circuitry
9	V _{DD} _DIG	Power		Power supply for digital circuitry, nominal 1.8V
10	SCLK	Input	CMOS	SMBUS clock input, 3.3V tolerant
11	SDATA	Input/ Output	CMOS	SMBUS Data line, 3.3V tolerant
12	OE0#	Input	CMOS	Active low input for enabling Q0 pair. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
13	Q0+	Output	HCSL	Differential true clock output
14	Q0-	Output	HCSL	Differential complementary clock output
15, 26, 30	GND	Power		Ground
16, 25	V_{DDO}	Power		Power supply for differential outputs





Pin Description Cont.

Pin #	Pin Name	Ту	pe	Description
17	OE1#	Input	CMOS	Active low input for enabling Q1 pair. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
18	Q1+	Output	HCSL	Differential true clock output
19	Q1-	Output	HCSL	Differential complementary clock output
20	GNDA	Power		Ground for analog circuitry
21	V_{DDA}	Power		Power supply for analog circuitry
22	Q2+	Output	HCSL	Differential true clock output
23	Q2-	Output	HCSL	Differential complementary clock output
24	OE2#	Input	CMOS	Active low input for enabling Q2 pair. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
27	Q3+	Output	HCSL	Differential true clock output
28	Q3-	Output	HCSL	Differential complementary clock output
29	OE3#	Input	CMOS	Active low input for enabling Q3 pair. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
31	PD#	Input	CMOS	Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.
32	CC CEI TDI	Input	Tri-level	Latched select input to select spread spectrum amount at initial power up
32 SS_SEL_TRI		Input	111-level	1 = -0.5% spread, M = -0.25%, 0 = Spread Off





SMBus Address Selection Table

	SADR	Address	+Read/Write Bit
CLA CCADD CALL CONDU	0	1101000	X
State of SADR on first application of PD#	1	1101010	X

Power Management Table

PD#	SMBus OE bit	OEn#	Qn+	Qn-	REFOUT
0	X	X	Low	Low	HiZ
1	1	0	Running	Running	Running
1	1	1	Low	Low	Low
1	0	X	Low	Low	Low

4





Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°C
Supply Voltage to Ground Potential, V_{DDxx} 0.5V to +2.5V
Input Voltage $-0.5V$ to V_{DD} +0.5V, not exceed 2.5V
SMBus, Input High Voltage
ESD Protection (HBM)
ESD Protection (CDM) PD# pin #31 only250 V
ESD Protection (CDM) all other pins
Max Junction Temperature+125°C

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Operating Conditions

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
V _{DD} , V _{DDA} , V _{DD} OSC, V _{DD} RE- FOUT, V _{DD} DIG	Power Supply Voltage		1.7	1.8	1.9	V
V_{DDO}	Output Power Supply Voltage		1.7	1.8	1.9	V
I_{DDA}	Analog Power Supply Current	All outputs active @100MHz		6	9	mA
I_{DD}	Power Supply Current	All V_{DD} , except V_{DDA} and V_{DDO} , All outputs active @100MHz		4	6	mA
I_{DDO}	Power Supply Current for Outputs	All outputs active @100MHz		21	25	mA
I _{DDA_WL}	Analog Power Supply Wake-on- LAN ⁽¹⁾ Current	Q outputs off, REF output running		0.4	1	mA
I _{DD_WL}	Power Supply Wake-on-LAN ⁽¹⁾ Current	All V _{DD} , except V _{DDA} and V _{DDO} , Q outputs off, REF output running		1	2	mA
I _{DDO_WL}	Power Supply Wake-on-LAN ⁽¹⁾ Current for Outputs	Q outputs off, REF output running		0.04	0.1	mA
I _{DDA_PD}	Analog Power Supply Power Down ⁽²⁾ Current	All outputs off		0.4	1	mA
I _{DD_PD}	Power Supply Power Down ⁽²⁾ Current	All outputs off		0.6	1	mA
I _{DDO_PD}	Power Supply Current Power Down ⁽²⁾ for Outputs	All outputs off		0.0005	0.1	mA
T_{A}	Ambient Temperature	Industrial grade	-40		105	°C

Note:

- 1. Wake-on-LAN mode: PD# = '0' Byte 3, bit 5 = '1'
- 2. Power down mode: PD# = '0' Byte 3, bit 5 = '0'





Input Electrical Characteristics

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
R _{pu}	Internal pull up resistance			120		ΚΩ
R _{dn}	Internal pull down resistance			120		ΚΩ
C_{XTAL}	Internal capacitance on X_IN and X_OUT pins			5		pF
L _{PIN}	Pin inductance				7	nН

Crystal Characteristic

Parameters	Description	Min.	Тур	Max.	Units
OSCmode	Mode of Oscillation	F	undamenta	Typ Max. ndamental 25 50 8	
FREQ	Frequency		25		MHz
ESR ⁽¹⁾	Equivalent Series Resistance			50	Ω
Cload	Load Capacitance		8		pF
Cshunt	Shunt Capacitance			7	pF
	Drive Level			300	uW

Note:

SMBus Electrical Characteristics

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
V _{DDSMB}	Nominal bus voltage		1.7		3.6	V
		SMBus, $V_{DDSMB} = 3.3V$	2.1		3.6	
V _{IHSMB}	SMBus Input High Voltage	SMBus, V _{DDSMB} < 3.3V	0.65 V _{DDSMB}			V
37	SMBus Input Low Voltage	SMBus, $V_{DDSMB} = 3.3V$			0.6	V
V _{ILSMB}		SMBus, V _{DDSMB} < 3.3V			0.6	
I _{SMBSINK}	SMBus sink current	SMBus, at V _{OLSMB}	4			mA
V _{OLSMB}	SMBus Output Low Voltage	SMBus, at I _{SMBSINK}			0.4	V
f_{MAXSMB}	SMBus operating frequency	Maximum frequency			400	kHz
t _{RMSB}	SMBus rise time	(Max V_{IL} - 0.15) to (Min V_{IH} + 0.15)			1000	ns
t _{FMSB}	SMBus fall time	(Min V_{IH} + 0.15) to (Max V_{IL} - 0.15)			300	ns

Spread Spectrum Characteristic

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
f_{MOD}	SS Modulation Frequency	Triangular modulation	30	31.6	33	kHz

^{1.} ESR value is dependent upon frequency of oscillation





LVCMOS DC Electrical Characteristics

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
V _{IH}	Input High Voltage	Single-ended inputs, except SMBus	0.75 V _{DD}		V _{DD} +0.3	V
V _{IM}	Input Mid Voltage	SS_SEL_TRI	0.4V _{DD}	$0.5 V_{ m DD}$	$0.6V_{ m DD}$	V
V _{IL}	Input Low Voltage	Single-ended inputs, except SMBus	-0.3		0.25 V _{DD}	V
I _{IH}	Input High Current	Single-ended inputs, $V_{IN} = V_{DD}$			20	μΑ
I _{IL}	Input Low Current	Single-ended inputs, $V_{IN} = 0V$	-20			μА
I _{IH}	Input High Current	Single-ended inputs with pull up / pull down resistor, $V_{IN} = V_{DD}$			220	μА
I_{IL}	Input Low Current	Single-ended inputs with pull up / pull down resistor, $V_{\rm IN} = 0 V$	-220			μА
V _{OH}	Output High Voltage	REFOUT, except SMBus; I _{OH} = -2mA	V _{DD} -0.45			V
V _{OL}	Output Low Voltage	REFOUT, except SMBus; I _{OH} = 2mA			0.45	V
R _{OUT}	CMOS Output impedance			20		Ω
C _{IN}	Input Capacitance		1.5		5	pF

LVCMOS AC Characteristics

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
f _{INPUT}	Input Frequency	XTAL_IN/CLK	23	25	27	MHz
t _{RIN}	Input rise time	Single-ended inputs			5	ns
$t_{\rm FIN}$	Input fall time	Single-ended inputs			5	ns
t _{STAB}	Clock stabilization	From Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock		0.6	1.8	ms
t _{OELAT}	Output enable latency	Q start after OE# assertion Q stop after OE# deassertion	1		3	clocks
t _{PDLAT}	PD# de-assertion	Differential outputs enable after PD# deassertion		20	300	us
t _{PERIOD}	REFOUT clock period	REFOUT, assume input is at 25MHz		40		ns
f_{ACC}	REFOUT frequency accuracy ⁽¹⁾	REFOUT, long term accuracy to input		0		ppm
		Byte 3 = 1F, 20% to 80% of V _{DDREF}	0.6	1	1.8	V/ns
	PEROLUE 1 (1)	Byte 3 = 5F, 20% to 80% of V _{DDREF}	0.75	1.6	2.5	V/ns
t _{SLEW}	REFOUT slew rate ⁽¹⁾	Byte 3 = 9F, 20% to 80% of V _{DDREF}	0.85	2.0	3.0	V/ns
		Byte 3 = DF, 20% to 80% of V _{DDREF}	1.0	2.1	3.1	V/ns





LVCMOS AC Characteristics Cont.

Symbol	Parameters	Condition	Min.	Тур.	Max.	Units
t_{DC}	REFOUT Duty Cycle ⁽¹⁾	$V_T = V_{\rm DD}/2$ V, driven by a Xtal	45	50	55	%
t _{DCDIS}	REFOUT Duty Cycle Distortion	$V_T = V_{DD} / 2$ V, driven by an external source	0	2	4	%
tJITCC	REFOUT cycle-cycle jitter	$V_T = V_{\rm DD}/2$ V, driven by a Xtal		70	130	ps
t _{JITPH}	REFOUT phase jitter	12kHz to 5MHz, RMS, driven by a Xtal		0.2	0.5	ps
4	Noise floor	1kHz offset, driven by a Xtal		-130	-105	dBc
t _{JITN}	Noise Hoor	10kHz offset to Nyquist, driven by a Xtal		-140	-120	dBc

Note:

HCSL Output Characteristics

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Condition	Min.	Тур.	Max.	Units
V _{OH}	Output Voltage High ⁽¹⁾	Statistical measurement on single-ended	660	784	850	mV
V _{OL}	Output Voltage Low ⁽¹⁾	signal using oscilloscope math function	-150		150	mV
V _{OMAX}	Output Voltage Maximum ⁽¹⁾	Measurement on single ended signal using		816	1150	mV
V _{OMIN}	Output Voltage Minimum ⁽¹⁾	absolute value	-300	-15		mV
Voswing	Output Swing Voltage ^(1,2,3)	Scope averaging off	300	1551		mV
V _{OC}	Output Cross Voltage ^(1,2,4)		250	400	550	mV
DV _{OC}	V _{OC} Magnitude Change ^(1,2,5)			14	140	mV

Note:

- $1. \ At \ default \ SMBUS \ amplitude \ settings$
- 2. Guaranteed by design and characterization, not 100% tested in production
- 3. Measured from differential waveform
- 4. This one is defined as voltage where Q+ = Q- measured on a component test board and only applied to the differential rising edge
- 5. The total variation of all Vcross measurements in any particular system. This is a subset of Vcross_min/max allowed.

HCSL Output AC Characteristics

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Condition	Min.	Тур.	Max.	Units
f _{OUT}	Output Frequency			100		MHz
	Slew rate ^(1,2,3)	Scope averaging on fast setting	2	3.1	4.4	V/ns
t_{RF}	Siew rate	Scope averaging on slow setting	1.1	2.0	3.0	V/ns
Dt_{RF}	Slew rate matching ^(1,2,4)	Scope averaging on		3		%
t_{DC}	Duty Cycle ^(1,2)	Measured differentially, PLL Mode	45	50	55	%
t _{SKEW}	Output Skew ^(1,2)	Averaging on, $V_T = 50\%$		34	50	ps
tj _{c-c}	Cycle to cycle jitter ^(1,2)			14	50	ps
t _{STARTUP}	Start up time				10	ms
t_{LOCK}	PLL lock time				20	ms

^{1.} Guaranteed by design and characterization, not 100% tested in production





HCSL Output AC Characteristics Cont.

Symbol	Parameters	Condition	Min.	Тур.	Max.	Units
		PCIe Gen 1	20	25	86	ps
		PCIe Gen 2 Low Band, 10kHz < f < 1.5MHz	0.8	0.9	3.0	ps
		PCIe Gen 2 High Band, 1.5MHz < f < Nyquist (50MHz)	1.5	1.6	3.1	ps
tj _{PHASE}	Integrated phase jitter (RMS) (1,5,6)	PCIe Gen 3 Common Clock Architecture (PLL BW of 2-4 or 2-5MHz, CDR =10MHz)	0.4	0.5	1.0	ps
		PCIe Gen 3 Separate Reference No Spread (PLL BW of 2-4 or 2-5MHz, CDR =10MHz)	0.4	0.5	0.7	ps
		PCIe Gen 4 (PLL BW of 2-4 or 2-5MHz, CDR =10MHz)	0.3	0.37	0.5	ps

Note:

- 1. Guaranteed by design and characterization, not 100% tested in production
- 2. Measured from differential waveform
- 3. Slew rate is measured through the Vswing voltage range centered around differential 0V, within +/-150mV window
- 4. It is measured using a +/-75mV window centered on the average cross point
- 5. See http://www.pcisig.com for complete specs
- 6. Sample size of at least 100k cycles. This can be extrapolated to 108ps pk-pk @ 1M cycles for a BER of 10⁻¹²

Differential Output Clock Periods - Spread Spectrum Disabled ^{1, 2}

			Mea	surement Wir	ndow			
Center	1 clock	1 us	0.1 s	0.1 s	0.1 s	1 us	1 clock	
Freq. MHz	-c2c jitter AbsPer Min	- SSC Short-term Avg. Min	-ppm Long- term Avg. min	0 ppm Period Nominal	+ppm Long-term Avg. max	+ SSC Short-term Avg. Max	-c2c jitter AbsPer Max	Units
100.00	9.94900		9.99900	10.00000	10.00100		10.05100	ns

Differential Output Clock Periods - Spread Spectrum Enabled ^{1, 2}

			Mea	surement Wir	ndow			
Center	1 clock	1 us	0.1 s	0.1 s	0.1 s	1 us	1 clock	
Freq. MHz	-c2c jitter AbsPer Min	- SSC Short-term Avg. Min	-ppm Long- term Avg. min	0 ppm Period Nominal	+ppm Long-term Avg. max	+ SSC Short-term Avg. Max	-c2c jitter AbsPer Max	Units
99.75	9.94906	9.99906	10.02406	10.02506	10.02607	10.05107	10.10107	ns

Note:

- 1. Guaranteed by design and characterization, not 100% tested in production
- 2. All long term accuracy and clock period specifications are guaranteed assuming REF is trimmed to 25.00MHz





SMBus Serial Data Interface

PI6CG184Q is a slave only device that supports block read and block write protocol using a single 7-bit address and read/write bit as shown below.

Read and write block transfers can be stopped after any complete byte transfer.

Address Assignment

A6	A5	A4	A3	A2	A1	A0	R/W
1	1	0	1	0	SADR	0	1/0

Note: SMBus address is latched on SADR pin

How to Write

1 bit	7 bits	1 bit	1 bit	8 bits	1 bit	8 bits	1 bit	8 bits	1 bit	8 bits	1 bit	1 bit
Start bit	Add.	W(0)	Ack	Beginning Byte loca- tion = N	Ack	Data Byte count = X	Ack	Beginning Data Byte (N)	Ack	 Data Byte (N+X-1)	Ack	Stop bit

How to Read

1 bit	7 bits	1 bit	1 bit	8 bits	1 bit	1 bit	7 bits	1 bit	1 bit	8 bits	1 bit	8 bits	1 bit
Start bit	Address	W(0)	Ack	Beginning Byte location = N	Ack	Repeat Start bit	Address	R(1)	Ack	Data Byte count = X	Ack	Beginning Data Byte (N)	Ack

8 bits	1 bit	1 bit
Data Byte	NAck	Stop bit
 (N+X-1)	NACK	Stop bit





Byte 0: Output Enable Register(1)

Bit	Control Function	Description	Туре	Power Up Condition	0	1
7	Reserved			1		
6	Reserved			1		
5	Reserved			1		
4	Reserved			1		
3	Q3_OE	Q3 output enable	RW	1	Low/Low	Enabled
2	Q2_OE	Q2 output enable	RW	1	Low/Low	Enabled
1	Q1_OE	Q1 output enable	RW	1	Low/Low	Enabled
0	Q0_OE	Q0 output enable	RW	1	Low/Low	Enabled

Note:

Byte 1: SS Readback and Control Register

Bit	Control Function	Description	Туре	Power Up Condition	0	1
7	SSENRB1	SS Enable Readback Bit1	R	Latch	'00' for SS_SEL_	_TRI = '0',
6	SSENRB0	SS Enable Readback Bit0	R	Latch	'01' for SS_SEL_ '11' for SS_SEL_	
5	SSEN_SWCTR	Enable SW control of SS	RW	0	Values in B1[7:6] control SS amount	Values in B1[4:3] control SS amount
4	SSENSW1	SS enable SW control Bit1	RW ⁽¹⁾	0	'00' = SS off, '01	' = -0.25% SS,
3	SSENSW0	SS enable SW control Bit0	RW ⁽¹⁾	0	'10' = Reserved,	'11' = -0.5% SS
2	Reserved			1		
1	Amplitude1	Control output amplitude	RW	1	'00' = 0.6V, '01' =	= 0.7V, '10' =
0	Amplitude0	Control output amplitude	RW	0	0.8V, '11' = 0.9V	

Note

1. B1[5] must be set to a 1 for these bits to have any effect on the part.

^{1.} A low on these bits will override the OE# pins and force the differential outputs to Low/Low states





Byte 2: Differential Output Slew Rate Control Register

Bit	Control Function	Description	Туре	Power Up Condition	0	1
7	Reserved			1		
6	Reserved			1		
5	Reserved			1		
4	Reserved			1		
3	SLEWRATECTR_Q3	Control slew rate of Q3	RW	1	Slow setting	Fast setting
2	SLEWRATECTR_Q2	Control slew rate of Q2	RW	1	Slow setting	Fast setting
1	SLEWRATECTR_Q1	Control slew rate of Q1	RW	1	Slow setting	Fast setting
0	SLEWRATECTR_Q0	Control slew rate of Q0	RW	1	Slow setting	Fast setting

Byte 3: REF Control Register

Bit	Control Function	Description	Type	Power Up Condition	0	1
7	DEEGI EMD ATE	Cl. 4 LC DEE	RW	0	'00' = 0.9V/ns '0	1' = 1.3V/ns,
6	REFSLEWRATE	Slew rate control for REF	RW	1	'10' = 1.6V/ns, '1	1' = 1.8V/ns
5	REF_PDSTATE	Wake-on-Lan enable for REF	RW	0	REF = 'Low'	REF = run- ning
4	REF_OE	Output enable for REF	RW	1	REF = "Low'	REF = run- ning
3	Reserved			1		
2	Reserved			1		
1	Reserved			1		
0	Reserved			1		

Byte 4: Reserved

Bit	Control Function	Description	Туре	Power Up Condition	0	1
7:0	Reserved					

12





Byte 5: Revision and Vendor ID Register

Bit	Control Function	Description	Туре	Power Up Condition	0 1	
7	RID3		R	0	rev = 0000	
6	RID2	Revision ID	R	0		
5	RID1		R	0		
4	RID0		R	0		
3	PVID3	Vendor ID	R	0		
2	PVID2		R	0	Diodes = 0011	
1	PVID1		R	1		
0	PVID0		R	1		

Byte 6: Device Type/Device ID Register

Bit	Control Function	Description	Туре	Power Up Condition	0	1
7	DTYPE1	Desire terms	R	0	'00' = CG, '01' =	ZDB,
6	DTYPE0	Device type	R	0	'10' = Reserve, '11' = ZDB	
5	DID5		R	0		
4	DID4		R	0		
3	DID3	During ID	R	0	000100 h:	0411
2	DID2	Device ID	R	1	000100 binary, 04Hex	
1	DID1		R	0		
0	DID0		R	0		

Byte 7: Byte Count Register


Bit	Control Function	Description	Туре	Power Up Condition	0	1
7	Reserved			0		
6	Reserved			0		
5	Reserved			0		
4	BC4		RW	0		
3	BC3		RW	1	Writing to this register will configure how many bytes we be read back, default is 8 bytes.	
2	BC2	Byte count programming	RW	0		
1	BC1		RW	0		
0	BC0		RW	0		

13






Plots 100MHz HCSL Clock



25MHz CMOS Clock








Figure 1. Low Power HCSL Test Circuit




Figure 2. CMOS REF Test Circuit




Figure 3. Differential Output Driving LVDS

Alternate Differential Output Terminations

Component	Receiver with termination	Receiver without termination	Unit
R_{1a}, R_{1b}	10,000	140	Ω
R_{2a}, R_{2b}	5,600	75	Ω
C _C	0.1	0.1	μF
V _{CM}	1.2	1.2	V




Figure 4. Power Supply Filter







Crystal Circuit Connection

The following diagram shows PI6CG184Q crystal circuit connection with a parallel crystal. For the CL=8pF crystal, it is suggested to use C1=8pF, C2=8pF. C1 and C2 can be adjusted to fine tune to the target ppm of crystal oscillator according to different board layouts based on the following formular in the Crystal Capacitor Calculation diagram.

Crystal Oscillator Circuit



Crystal Capacitor Calculation



Recommended Crystal Specification

Diodes recommends:

- a) FL2500262Q, SMD 3.2x2.5(4P), 25MHz, CL=8pF, +/-50ppm, https://www.diodes.com/assets/Datasheets/FL.pdf
- b) FW2500054Q, SMD 2.0x1.6(4P), 25MHz, CL=8pF, +/-50ppm, https://www.diodes.com/assets/Datasheets/FW.pdf

Part Marking

ZHQ Package



Z: Die Rev YY: Year


WW: Workweek

1st X: Assembly Code 2nd X: Fab Code





Packaging Mechanical: 32-TQFN (ZHQ)



For latest package info.

please check: http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/

Ordering Information

Ordering Code	Package Code	Package Description	Operating Temperature
PI6CG184Q2ZHQEX	ZHQ	32-Contact, 5x5mm (TQFN)	-40 to 105 °C

Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
- 4. E = Pb-free and Green
- 5. X suffix = Tape/Reel





IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
 - 1. are intended to implant into the body, or
- 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2016, Diodes Incorporated www.diodes.com

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Generators & Support Products category:

Click to view products by Diodes Incorporated manufacturer:

Other Similar products are found below:

5P49V5901B744NLGI 5P49V5929B502NLGI 8T49N004A-002NLGI 8T49N004A-039NLGI 932SV901AKLF 8T49N281C-019NLGI 950810CGLF 9VRS4420DKILF 9VRS4420DKLF NB3H5150-01MNTXG 9FGV0631CKLFT PI6LC48C21LE PI6LC48L0201LIE 8T49N283C-998NLGI 9FGV0641AKILFT 8T49N283C-999NLGI PI6LC48H04LIE ZL30163GDG2 ZL30130GGG2 MAX24188ETK2 PI6C557-01BZHIEX CY2542QC002 5P49V5901B795NLGI PI6C557-03AQEX 5P49V5935B518LTGI 8T49N004A-013NLGI 5P49V5901B735NLGI 5P35023-106NLGI 5P49V5901B712NLGI PI6LC48H02LIEX SI5339C-D01-GM 9FGL0251CKILFT 9FGL0451CKILFT 9FGL0251CKILF 5X35023B-000NXGI PI6CG330440ZUDIEX SI5332AD14541-GM1R SI5350AB14862-GM1 SI52144-A01AGM NB3H5150MNTXG NB3N51044DTR2G NBC12429AMNG SI5351A-B-GTR SI5341B-D12055-GMR 5P35023B-000NLGI SI5341B-D09371-GM SI5341B-D07559-GM SI5347B-D-GMR CDCE6214TWRGERQ1 AD9518-3ABCPZ-RL7