

Single Output LVCMOS Clock Generator

Features

- → Single LVCMOS output
- → Supports125MHz or 130MHz output frequencies
- → RMS phase jitter @ 125MHz, using a 25MHz crystal (1.875MHz 20MHz): 0.15ps (typical)
- → RMS phase jitter @ 125MHz, using a 25MHz crystal (12kHz 20MHz): 0.33ps (typical)
- → Full 3.3V or 2.5V supply modes
- → Commercial and industrial ambient operating temperature
- → Available in lead-free package: 8-TSSOP

Description


The PI6LC48C21 is a single LVCMOS output synthesizer optimized to generate Ethernet reference clock frequencies and is a member of Pericom's HiFlex family of high performance clock solutions. Using a 25MHz crystal, It can generate 125MHz with very low phase jitter.

It is ideal for Ethernet interface in all kind of systems.


Applications

→ Networking systems

Block Diagram



Pin Configuration



13-0061 1 www.pericom.com PI6LC48C21 Rev. A 05/08/13



Pinout Table

Pin No.	Pin Name	I/O Type		Description		
1	VDDA	Power		Analog Power Supply		
2	OE	Input	Pull-up	High: Output enabled; Low: Output high impedence		
3, 4	XTAL_OUT, XTAL_IN	Crystal		Crystal Input and Output		
5	NC			No Connect		
6	GND	Power		Ground		
7	CLK	Output		Output Clock		
8	VDD	Power		Power Supply		

Typical Crystal Requirement

Parameter	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental		
Frequency	22.4	25	27.2	MHz
Equivalent Series Resistance (ESR)			50	Ω
Shunt Capacitance			7	pF
Drive Level			1	mW

Recomended Crystal Specification

Pericom recommends:

- a) FL2500047, SMD 3.2x2.5(4P), 25MHz, CL=18pF, +/-20ppm. http://www.pericom.com/pdf/datasheets/se/FL.pdf
- b) FY2500091, SMD 5x3.2(4P), 25MHz, CL=18pF, +/-30ppm. http://www.pericom.com/pdf/datasheets/se/FY_F9.pdf
- c) FL2600018, SMD 3.2x2.5(4P), 26MHz, CL=18pF, +/-20ppm. http://www.pericom.com/pdf/datasheets/se/FL.pdf

Output Frequency

Crystal Frequency (MHz)	Output Frequency (MHz)
25	125
26	130

Pin Characteristics

Symbol	Parameter	Minimum	Typical	Maximum	Units
C_{JN}	Input Capacitance		4		pF
R _{PULLUP}	Pull up resistor		51		$k\Omega$
R _{OUT}	Output Impedence		15		Ω



Maximum Ratings (Over operating free-air temperature range)

Storage Temperature65°C to+155°C
Ambient Temperature with Power Applied40°C to+85°C
3.3V Analog Supply Voltage0.5 to +3.6V
ESD Protection (HBM)

Note

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics

Power Supply DC Characterisitcs, $(V_{DD} = V_{DDA}, T_A = -40 \text{ to } 85^{\circ}\text{C})$

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{DD} , V _{DDA}	Core, Analog Supply Voltage		3.135	3.3	3.465	V
V_{DD} , V_{DDA}	Core, Analog Supply Voltage		2.375	2.5	2.625	V
I_{DD}	Power Supply Current				45	mA
I_{DDA}	Analog Supply Current				25	mA

DC Electrical Characteristics, $(V_{DD} = V_{DDA}, T_A = -40 \text{ to } 85^{\circ}\text{C})$

Symbol	Parameter		Condition	Min	Тур	Max	Units
3.7	I		$V_{DD} = 3.3V \pm 5\%$	2		V _{DD} +0.3	V
V _{IH}	Input High Voltage		$V_{DD} = 2.5V \pm 5\%$	1.7		V _{DD} +0.3	V
3.7	Imput Lovy Voltage		$V_{DD} = 3.3V \pm 5\%$	-0.3		0.8	V
V_{IL}	Input Low Voltage		$V_{DD} = 2.5V \pm 5\%$	-0.3		0.7	V
3.7			$V_{DD} = 3.3V \pm 5\%, I_{OH} = -8mA$	2.6			V
V _{OH}	Output High Voltage		$V_{DD} = 2.5V \pm 5\%, I_{OH} = -4mA$	90% VDD			v
17	Output Low Voltage		$V_{DD} = 3.3V \pm 5\%, I_{OL} = 8mA$			0.4	V
V _{OL}	Output Low voltage		$V_{DD} = 2.5V \pm 5\%, I_{OL} = 4mA$			10% VDD	v
I_{IH}	Input High Current	OE	$V_{DD} = V_{IN} = 3.465V$			5	uA
I_{IL}	Input Low Current	OE	$V_{\rm DD} = 3.465 \text{V}, V_{\rm IN} = 0 \text{V}$	-150			uA

AC Electrical Characteristics, $(V_{DD} = V_{DDA}, T_A = -40 \text{ to } 85^{\circ}\text{C})$


Symbol	Parameter	Condition	Min.	Тур.	Max	Units
four	Output Frequency		112	125	136	MHz
	RMS Phase Jitter,	125MHz, (1.875MHz - 20MHz)		0.15		ps
$t_{\mathrm{jit}(\emptyset)}$	(Random) ⁽¹⁾	125MHz, (12kHz - 20MHz)		0.33		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	250		600	ps
O _{DC}	Output Duty Cycle		47		53	%

3

Note




LVCMOS Test Circuit




Phase Noise Plot

125MHz



Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The PI6LC48C21 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{DD} and V_{DDA} should be individually connected to the power supply plane through vias, and $0.1\mu F$ bypass capacitors should be used for each pin. Figure below illustrates this for a generic V_{DD} pin and also shows that V_{DDA} requires that an additional 10Ω resistor along with a $10\mu F$ bypass capacitor be connected to the V_{DDA} pin.




13-0061 4 www.pericom.com PI6LC48C21 Rev. A 05/08/13




Crystal Input Interface

The clock generator has been characterized with 18pF parallel resonant crystals. The capacitor values shown in the figure below were determined using a 25MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error.




LVCMOS to XTAL Interface

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in the figure below. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS signals, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of the two ways. First, R1 and R2 in parallel should equal the transmission line empedance. For most 50Ω applications, R1 and R2 can be 100Ω . This can also be accomplished by removing R1 and making R2 50Ω . By overdriving the crystal oscillator, the device will be functional, but note, the device performance is quaranteed by using a quartz crystal.





Packaging Mechanical: 8-Contact TSSOP (L)



12-0370

Ordering Information

Ordering Code	Packaging Type	Package Description	Operating Temperature
PI6LC48C21LE	L	Pb-free & Green, 8-pin TSSOP	Commercial
PI6LC48C21LIE	L	Pb-free & Green, 8-pin TSSOP	Industrial

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- "E" denotes Pb-free and Green
- Adding an "X" at the end of the ordering code denotes tape and reel packaging

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Generators & Support Products category:

Click to view products by Diodes Incorporated manufacturer:

Other Similar products are found below:

CV183-2TPAG 82P33814ANLG/W 8T49N241-002NLGI 950810CGLF 9DBV0741AKILF 9VRS4420DKLF CY25404ZXI226

CY25422SXI-004 MPC9893AE NB3H5150-01MNTXG PL602-20-K52TC PI6LC48P0101LIE 82P33814ANLG 840021AGLF

MAX3674ECM+ ZL30244LFG7 PI6LC48C21LE ZL30245LFG7 PI6LC48P0405LIE PI6LC48P03LE MAX24505EXG+ ZL30163GDG2

ZL30673LFG7 MAX24188ETK2 ZL30152GGG2 PI6C557-01BZHIEX PI6LC48C21LIE PI6C557-03AQEX 5P35023-106NLGI

ZL30121GGG2V2 ZL30282LDG1 ZL30102QDG1 ZL30159GGG2 ZL30145GGG2 ZL30312GKG2 MAX24405EXG2 ZL30237GGG2

SY100EL34LZG 9FGV1002BQ506LTGI AD9518-4ABCPZ MX852BB0030 PI6LC4840ZHE AD9516-0BCPZ-REEL7 PL602-21TC-R

ZL30105QDG1 ZL30100QDG1 ZL30250LDG1 DSC557-0334FI1 DSC557-0343FI1 6V49205BNLGI