Automotive Grade Real-time Clock

Features

- Drop-in Replacement for PT7C4563
- Supports High-ESR Crystals up to 100kΩ
- Uses External 32.768kHz Quartz Crystal
- Supports I²C Bus' High-Speed Mode (400kHz)
- Includes Time (Hour/Minute/Second) and Calendar (Year/Month/Date/Day) Counter Functions (BCD Code)
- Programmable Square Wave Output Signal
- Oscillator Stop Flag
- Low Backup Current: Typ. 400nA at V_{DD}=3.0V and T_A=25°C
- Operating Range: 1.3V to 5.5V
- Extended Operating Temp: -40°C to 125°C
- AEC-Q100 Compliant for Automotive Application
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- PPAP Capable (Note 4)
- The PT7C4563BQ is suitable for automotive applications requiring specific change control; this part is AEC-Q100 qualified, PPAP capable, and manufactured in IATF 16949 certified facilities.
  https://www.diodes.com/quality/product-definitions/
- Packaging (Pb-free & Green): 8-Pins, SOIC (W)

Description

The PT7C4563BQ serial real-time clock is an automotive-grade low-power clock/calendar with a programmable square-wave output. It supports up to 125°C operating temperature.

Address and data are transferred serially via a 2-wire bidirectional bus. The clock/calendar provides seconds, minutes, hours, day, date, month, and year information.

The date at the end of the month is automatically adjusted for months with fewer than 31 days—including corrections for leap year. The clock operates in the 24-hour format indicator.

Table 1 shows the basic functions of PT7C4563B. More details are shown in the *Overview of Functions* section.

Table 1. Basic Functions of PT7C4563BQ

Item	Function			PT7C4563BQ
1	Oscillator	Source: Crystal: 32.768kHz		√
		Oscillator Enable/Disable		-
		Oscillator Fail Detect		√
2	Time	Time Display	12-Hour	-
			24-Hour	√
		Century Bit		-
		Time Count Chain Enable/Disable		-
3	Interrupt	Alarm Interrupt		√
4	Programmable Square Wave Output (Hz)			1, 32, 1.024k, 32.768k
5	Communication	2-Wire I²C Bus		√
		Burst Mode		-

Notes:
1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
4. Automotive products are AEC-Q100 qualified and are PPAP capable. Refer to https://www.diodes.com/quality/.

Pin Configuration

SOIC-8

1	X1	VCC	8
2	X2	SQW	7
3	INT	SCL	6
4	GND	SDA	5

Pin Description

Pin#	Pin	Type	Description
1	X1	I	**Oscillator Circuit Input.** Together with X2, the 32.768kHz crystal is connected between them.
2	X2	O	**Oscillator Circuit Output.** Together with X1, the 32.768kHz crystal is connected between them.
3	$\overline{\text{INT}}$	O	**Interrupt Output.** Open drain, active low.
4	GND	P	**Ground.**
5	SDA	I/O	**Serial Data Input/Output.** SDA is the input/output pin for the 2-wire serial interface. The SDA pin is open-drain output and requires an external pull-up resistor.
6	SCL	I	**Serial Clock Input.** SCL is used to synchronize data movement on the I²C serial interface.
7	SQW	O	**Clock Output.** Open drain. Four frequencies selectable: 32.768k, 1.024k, 32, 1Hz when SQWE bit is set to 1.
8	VCC	P	**Power.**

Function Block

Note: Built in $C_D = C_G = 12pF$

Maximum Ratings

Storage Temperature ....-65℃ to +150℃
Junction Temperature ....+125℃ Max
Supply Voltage to Ground Potential (Vcc to GND) ....-0.3V to +6.5V
DC Input (All Other Inputs Except Vcc & GND)......................................-0.3V to (V$_{cc}$+0.3V)
DC Output Voltage (SDA, /INTA, /INTB pins)...-0.3V to +6.5V
Power Dissipation...320mW (Depends on Package)

Note:
Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions

Symbol	Description	Min.	Typ.	Max.	Unit
V$_{CC}$	Power Voltage	1.3	—	5.5	V
V$_{IH}$	Input High Level	0.7 V$_{CC}$	—	V$_{CC}$+0.3	
V$_{IL}$	Input Low Level	-0.3	—	0.3 V$_{CC}$	
T$_A$	Operating Temperature	-40	—	125	°C

DC Electrical Characteristics

Unless otherwise specified, GND =0V, V$_{CC}$ = 1.3 ~ 5.5 V, T$_A$ = -40°C to +125°C, f$_{OSC}$ = 32.768kHz.

Sym.	Description	Pin	Conditions		Min.	Typ.	Max.	Unit
V$_{CC}$	Supply Voltage	V$_{CC}$	Interface Inactive. T$_A$ = 25°C[1]		1.1	—	5.5	V
			Interface Active. f$_{SCL}$ = 400kHz , T$_A$ = 25°C[1]		1.3	—	5.5	
	Supply Voltage for Clock Data Integrity	V$_{CC}$	—		1.1	—	5.5	
I$_{CC}$	Supply Current	V$_{CC}$	Interface Active	f$_{SCL}$ = 400kHz	—	—	35	μA
				f$_{SCL}$ = 100kHz	—	—	15	
			Interface Inactive (f$_{SCL}$ = 0Hz), Pin 7 Disabled	V$_{CC}$ = 5.0V	—	450	1300	nA
				V$_{CC}$ = 3.0V	—	400	1000	
			Interface Inactive (f$_{SCL}$ = 0Hz), Pin 7 Enabled at 32kHz	V$_{CC}$ = 5.0V	—	650	1500	nA
				V$_{CC}$ = 3.0V	—	600	1200	
V$_{IL1}$	Low-Level Input Voltage	SCL	—		0	—	0.3V$_{CC}$	V
V$_{IH1}$	High-Level Input Voltage	SCL	—		0.7V$_{CC}$	—	V$_{CC}$	
I$_{OL}$	Low-Level Output Voltage	SDA	V$_{OL}$ = 0.4V, V$_{CC}$ = 5V		-3	—	—	mA
		/INT, SQW	V$_{OL}$ = 0.4V, V$_{CC}$ = 5V		-1	—	—	
I$_{IL}$	Input Leakage Current	SCL	—		-1	—	1	μA
I$_{OZ}$	Output Current When OFF	—	—		-1	—	1	μA

Note:
1. For reliable oscillator start-up at power-up: V$_{CC(min)power-up}$ = V$_{CC(min)}$ + 0.3 V.

AC Electrical Characteristics

Sym	Description	Value	Unit
V$_{HM}$	Rising and Falling Threshold Voltage High	0.8V$_{CC}$	V
V$_{HL}$	Rising and Falling Threshold Voltage Low	0.2V$_{CC}$	V

Typical Operation Characteristics

Unless otherwise specified, $V_{CC} = 3.3V$, $T_A = 25°C$

www.diodes.com

5

Over the Operating Range

Symbol	Item	Min.	Typ.	Max.	Unit
f_{SCL}	SCL Clock Frequency	—	—	400	kHz
$t_{SU;STA}$	START Condition Set-Up Time	0.6	—	—	μs
$t_{HD;STA}$	START Condition Hold Time	0.6	—	—	μs
$t_{SU;DAT}$	Data Set-Up Time (RTC Read/Write)	200	—	—	ns
$t_{HD;DAT1}$	Data Hold Time (RTC Write)	35	—	—	ns
$t_{HD;DAT2}$	Data Hold Time (RTC Read)	0	—	—	μs
$t_{SU;STO}$	STOP Condition Setup Time	0.6	—	—	μs
t_{BUF}	Bus Idle Time Between a START and STOP Condition	1.3	—	—	μs
t_{LOW}	When SCL = "L"	1.3	—	—	μs
t_{HIGH}	When SCL = "H"	0.6	—	—	μs
t_r	Rise Time for SCL and SDA	—	—	0.3	μs
t_f	Fall Time for SCL and SDA	—	—	0.3	μs
t_{SP}*	Allowable Spike Time on Bus	—	—	50	ns
C_B	Capacitance Load for Each Bus Line	—	—	400	pF

* Note: Only reference for design.

| S | Start condition | | P | Stop condition |

| Sr | Restart condition |

Recommended Layout for Crystal

Note: The crystal, traces and crystal input pins should be isolated from RF generating signals.

Built-in Capacitors Specifications and Recommended External Capacitors

Parameter		Symbol	Typ	Unit
Build-in Capacitors	X1 to GND	C_G	12	pF
	X2 to GND	C_D	12	pF
Recommended External Capacitors for Crystal C_L=12.5pF	X1 to GND	C_1	10	pF
	X2 to GND	C_2	10	pF
Recommended External Capacitors for Crystal C_L=6pF	X1 to GND	C_1	0	pF
	X2 to GND	C_2	0	pF

The frequency of crystal can be optimized by external capacitor C_1 and C_2. For frequency=32.768Hz, C_1 and C_2 should meet the following equation:

$$Cpar + [(C_1+C_G)*(C_2+C_D)]/ [(C_1+C_G) + (C_2+C_D)] =C_L$$

- Cpar = all parasitical capacitor between X1 and X2
- C_L = crystal's load capacitance

Crystal Specifications

Parameter	Symbol	Min	Typ	Max	Unit
Nominal Frequency	f_O	—	32.768	—	kHz
Series Resistance	ESR	—	—	100	kΩ
Load Capacitance	C_L	—	6/12.5	—	pF

Function Description

Overview of Functions

1. Clock Function

The CPU can read or write data including the year (last two digits), month, date, day, hour, minute, and second. Any (two-digit) year that is a multiple of 4 is treated as a leap year and calculated automatically as such until the year 2100.

2. Alarm Function

These devices have one alarm system that outputs interrupt signals from INT for PT7C4563B to CPU when the date, day of the week, hour, minute, or second correspond to the setting. Each of them may output interrupt signal separately at a specified time. The alarm may be selectable between on and off for matching alarm or repeating alarm.

3. Programmable Square Wave Output

A square wave output enable bit controls square wave output at pin 7. 4 frequencies are selectable: 1, 32, 1.024k, and 32.768k Hz.

4. Interface with CPU

Data is read and written via the I2C bus interface using two signal lines: SCL (clock) and SDA (data).

Because the output of the I/O pin SDA is open drain, a pull-up resistor should be used on the circuit board if the CPU output I/O is also open drain.

The SCL's maximum clock frequency is 400kHz, which supports the I2C bus' high-speed mode.

5. Oscillator Fail Detect

When the oscillator fails, the OSF bit is set.

Registers

1. Allocation of Registers

Addr. (hex)[1]	Function (Time Range BCD Format)	Register Definition							
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00	Control/Status 1	×	×	×	×	×	×	×	×
01	Control/Status 2	×	×	×	×	AF[2]	×	AIE[3]	×
02	Seconds (00-59)	OSF[4]	S40	S20	S10	S8	S4	S2	S1
03	Minutes (00-59)	×	M40	M20	M10	M8	M4	M2	M1
04	Hours (00-23)	×	×	H20	H10	H8	H4	H2	H1
05	Dates (01-31)	×	×	D20	D10	D8	D4	D2	D1
06	Days of the Week (00-06)	×	×	×	×	×	W4	W2	W1
07	Months (01-12)	×	×	×	MO10	MO8	MO4	MO2	MO1
08	Years (00-99)	Y80	Y40	Y20	Y10	Y8	Y4	Y2	Y1
09	Alarm: Minutes (00-59)	AE[5]	M40	M20	M10	M8	M4	M2	M1
0A	Alarm: Hours (01-12)	AE[5]	×	H20	H10	H8	H4	H2	H1
0B	Alarm: Dates (01-31)	AE[5]	×	D20	D10	D8	D4	D2	D1
0C	Alarm: Weekday (00-06)	AE[5]	×	×	×	×	W4	W2	W1
0D	SQW Control	SQWE	×	×	×	×	×	RS1	RS0

Caution Points:

1. PT7C4563BQ uses 8 bits for address. For excess 0FH address, PT7C4563BQ does not respond.

2. Alarm interrupts flag bits.

3. Alarm interrupt enable bits.

4. Oscillator fail indicates. Indicate clock integrity.

5. Alarm enable bit. Alarm is active when related time is matching if AE = 0.

6. All bits marked with "×" are not implemented.

2.   Control and Status Register

Addr. (hex)	Description	D7	D6	D5	D4	D3	D2	D1	D0
00	Control/Status 1	×	×	×	×	×	×	×	×
	(Default)	0	Undefined	0	Undefined	1	Undefined	Undefined	Undefined
01	Control/Status 2	×	×	×	×	AF	×	AIE	×
	(Default)	Undefined	Undefined	Undefined	0	Undefined	Undefined	0	0
0D	SQW Control	SQWE	×	×	×	×	×	RS1	RS0
	(Default)	1	Undefined	Undefined	Undefined	Undefined	Undefined	0	0

a)   Alarm Interrupt

- **AIE:** Alarm Interrupt Enable Bit.

AIE	Data	Description	
Read/Write	0	Alarm Interrupt Disabled	Default
	1	Alarm Interrupt Enabled	

- **AF:** Alarm Flag

AF	Data	Description
Read	0	Alarm Flag Inactive
	1	Alarm Flag Active
Write	0	Alarm Flag is Cleared
	1	Alarm flag Remains Unchanged

b)   SQW Control

- **SQWE:** SQW Output Clock Enable Bit.

SQWE	Data	Description	
Read/Write	0	The SQW output is inhibited and SQW output is set to high-impedance.	
	1	The SQW output is activated.	Default

- **RS1, RS0:** SQW Output Frequency Select.

RS1, RS0	Data	SQW Output Frequency (Hz)	
Read/Write	00	32.768k	Default
	01	1.024k	
	10	32	
	11	1	

3. Time Counter

Time digit display (in BCD code):

- Second digits: Range from 00 to 59 and carried to minute digits when incremented from 59 to 00.
- Minute digits: Range from 00 to 59 and carried to hour digits when incremented from 59 to 00.
- Hour digits: See description on the /12, 24 bit. Carried to day and day-of-the-week digits when incremented from 11 p.m. to 12 a.m. or 23 to 00.

Addr. (hex)	Description	D7	D6	D5	D4	D3	D2	D1	D0
02	Seconds	OSF[1]	S40	S20	S10	S8	S4	S2	S1
	(Default)	1	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
03	Minutes	×	M40	M20	M10	M8	M4	M2	M1
	(Default)	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
04	Hours	×	×	H20	H10	H8	H4	H2	H1
	(Default)	0	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined

Note:

1. Indicate clock integrity. When the bit is 1, the clock integrity is no longer guaranteed and the time need be adjusted.

4. Days of the Week Counter

The day counter is a divide-by-7 counter that counts from 00 to 06 and up 06 before starting again from 00. Values that correspond to the day of week are user defined but must be sequential (i.e., if 0 equals Sunday, then 1 equals Monday, and so on). Illogical time and date entries result in undefined operation.

Addr. (hex)	Description	D7	D6	D5	D4	D3	D2	D1	D0
06	Days of the Week	×	×	×	×	×	W4	W2	W1
	(Default)	0	0	0	0	0	Undefined	Undefined	Undefined

5. Calendar Counter

The data format is BCD format.

- Day digits: Range from 1 to 31 (for January, March, May, July, August, October, and December).
  - Range from 1 to 30 (for April, June, September, and November).
  - Range from 1 to 29 (for February in leap years).
  - Range from 1 to 28 (for February in ordinary years).
  - Carried to month digits when cycled to 1.
- Month digits: Range from 1 to 12 and carried to year digits when cycled to 1.
- Year digits: Range from 00 to 99 and 00, 04, 08, … , 92 and 96 are counted as leap years.

Addr. (hex)	Description	D7	D6	D5	D4	D3	D2	D1	D0
05	Dates	×	×	D20	D10	D8	D4	D2	D1
	(Default)	0	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
07	Months	×	×	×	M10	M8	M4	M2	M1
	(Default)	Undefined	0	0	Undefined	Undefined	Undefined	Undefined	Undefined
08	Years	Y80	Y40	Y20	Y10	Y8	Y4	Y2	Y1
	(Default)	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined

6. Alarm Register

PT7C4563B: Alarm Register

Addr.	Description	D7	D6	D5	D4	D3	D2	D1	D0
09	Alarm: Minutes	AE[1]	M40	M20	M10	M8	M4	M2	M1
	(Default)	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
0A	Alarm: Hours	AE[2]	×	H20	H10	H8	H4	H2	H1
	(Default)	Undefined	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
0B	Alarm: Dates	AE[3]	×	D20	D10	D8	D4	D2	D1
	(Default)	Undefined	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
0C	Alarm: Weekday	AE[4]	×	×	×	×	W4	W2	W1
	(Default)	Undefined	0	0	0	0	Undefined	Undefined	Undefined

Notes:
1. Minute alarm enable bit.
2. Hour alarm enable bit.
3. Note: Date alarm enable bit.
4. Note: Weekday alarm enable bit.

Alarm Function

Related Register

	Function	Register Definition							
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
01	Control/status 2	×	×	×	×	AF	×	AIE	×
02	Seconds	OSF	S40	S20	S10	S8	S4	S2	S1
03	Minutes	×	M40	M20	M10	M8	M4	M2	M1
04	Hours	×	×	H20	H10	H8	H4	H2	H1
05	Dates	×	×	D20	D10	D8	D4	D2	D1
06	Days of the week	×	×	×	×	×	W4	W2	W1
09	Alarm: Minutes	AE	M40	M20	M10	M8	M4	M2	M1
0A	Alarm: Hours	AE	×	H20	H10	H8	H4	H2	H1
0B	Alarm: Dates	AE	×	D20	D10	D8	D4	D2	D1
0C	Alarm: Weekday	AE	×	×	×	×	W4	W2	W1

When one or more of these registers are loaded with a valid minute, hour, day, or weekday, and its corresponding bit Alarm Enable (AE) is logic 0, the information is compared with the current minute, hour, day, and weekday. When all enabled comparisons first match, the Alarm Flag (AF) is set. AF remains set until cleared by software. Once AF is cleared it can only be set again when the time increments match the alarm condition once more. Alarm registers that have their bit AE at logic 1 are ignored.

Communication

1. I²C Bus Interface

a) Overview of I²C Bus

The I²C bus supports bidirectional communications via two signal lines: the SDA (data) line and SCL (clock) line. A combination of these two signals is used to transmit and receive communication start/stop signals, data signals, acknowledge signals, and so on.

Both the SCL and SDA signals are held at high level whenever communications are not being performed. The starting and stopping of communications is controlled at the rising edge or falling edge of SDA while SCL is at high level. During data transfers, data changes that occur on the SDA line are performed while the SCL line is at low level, and on the receiving side the data is captured while the SCL line is at high level. In either case, the data is transferred via the SCL line at a rate of one bit per clock pulse. The I²C bus device does not include a chip select pin, such as is found in ordinary logic devices. Instead of using a chip select pin, slave addresses are allocated to each device, and the receiving device responds to communications only when its slave address matches the slave address in the received data.

b) System Configuration

All ports connected to the I2C bus must be either open-drain or open-collector ports in order to enable AND connections to multiple devices.

SCL and SDA are both connected to the VDD line via a pull-up resistance. Consequently, SCL and SDA are both held at high level when the bus is released (when communication is not being performed).

Note: When there is only one master, the MCU is ready for driving SCL to "H" and R_P of SCL may not required.

Figure 1. System Configuration

c)   **Starting and Stopping I²C Bus Communications**

Figure 2. Starting and Stopping on I²C Bus

START condition, repeated START condition, and STOP condition
- START condition
  SDA level changes from high to low while SCL is at high level
- STOP condition
  SDA level changes from low to high while SCL is at high level
- Repeated START condition (RESTART condition)

In some cases, the START condition occurs between a previous START condition and the next STOP condition, in which case the second START condition is distinguished as a RESTART condition. Because the required status is the same as for the START condition, the SDA level changes from high to low while SCL is at high level.

d)   **Data Transfers and Acknowledge Responses during I²C-BUS Communication**

- **Data Transfers**

Data transfers are performed in 8-bit (1 byte) units once the START condition has occurred. There is no limit on the amount (bytes) of data that are transferred between the START condition and STOP condition.

The address auto increment function operates during both write and read operations.

Updating of data on the transmitter's (transmitting side) SDA line is performed while the SCL line is at low level.

The receiver (receiving side) captures data while the SCL line is at high level.

*Note with caution that if the SDA data is changed while the SCL line is at high level, it is treated as a START, RESTART, or STOP condition.

- **Data Acknowledge Response (ACK Signal)**

When transferring data, the receiver generates a confirmation response (ACK signal, low active) each time an 8-bit data segment is received. If there is no ACK signal from the receiver, it indicates that normal communication is not established. This does not include instances where the master device intentionally does not generate an ACK signal.

Immediately after the falling edge of the clock pulse corresponding to the 8th bit of data on the SCL line, the transmitter releases the SDA line, and the receiver sets the SDA line to low (= acknowledge) level.

After transmitting the ACK signal, if the Master remains the receiver for transfer of the next byte, the SDA is released at the falling edge of the clock corresponding to the 9th bit of data on the SCL line. Data transfer resumes when the Master becomes the transmitter.

When the Master is the receiver, if the Master does not send an ACK signal in response to the last byte sent from the slave, it indicates to the transmitter that data transfer has ended. At that point, the transmitter continues to release the SDA and awaits a STOP condition from the Master.

e) Slave Address

The I²C bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a chip select pin, slave addresses are allocated to each device.

All communications begin with transmitting the [START condition] + [slave address (+ R/$\overline{W}$ specification)]. The receiving device responds to this communication only when the specified slave address it has received matches its own slave address.

Slave addresses have a fixed length of 7 bits. See table for the details.

An R/$\overline{W}$ bit is added to each 7-bit slave address during 8-bit transfers.

Operation	Transfer Data	Slave Address							R/$\overline{W}$ bit
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	bit 0
Read	A3 h	1	0	1	0	0	0	1	1 (= Read)
Write	A2 h								0 (= Write)

2. I²C Bus' Basic Transfer Format

S Start indication	**P** Stop indication	**A** RTC Acknowledge
Sr Restart indication		**A** Master Acknowledge

a) Write via I²C Bus

S	Slave address (7 bits)								write	A	Addr. setting									A	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	A	P
	1	0	1	0	0	0	1		0																						

Start — Slave address + write specification
ACK
Address — Specifies the write start address.
ACK
Write data
ACK — Stop

b) Read via I²C Bus

- **Standard Read**

S	Slave address (7 bits)							write	A	Addr. setting						A
	1	0	1	0	0	0	1	0								

Start — Slave address + write specification
ACK
Address — Specifies the read start address.
ACK

Sr	Slave address (7 bits)							Read	A	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	A	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	/A	P
	1	0	1	0	0	0	1	1																				

Restart — Slave address + read specification
ACK
Data read (1) — Data is read from the specified start address and address auto increment.
ACK
Data read (2) — Address auto increment to set the address for the next data to be read.
NO ACK — Stop

- **Simplified Read**

S	Slave address (7 bits)							Read	A	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	A	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	/ A	P
	1	0	1	0	0	0	1	1																					
Start	Slave address + read specification								ACK	Data read (1) Data is read from the address pointed by the internal address register and address auto increment.								ACK	Data read (2) Address register auto increment to set the address for the next data to be read.								NO ACK	Stop

Note:
1. The above steps are an example of transfers of one or two bytes only. There is no limit to the number of bytes transferred during actual communications.
2. 49H, 4AH are used as test mode address. Customer should not use the addresses.

Part Marking

PT7C
4563BQ1WE
QYWXX
○

*: Die Rev
Y: Date Code (Year)
W: Date Code (Workweek)
1st X: Assembly Site Code
2nd X: Wafer Fab Site Code

Packaging Mechanical

W (SOIC-8)

SYMBOLS	MIN.	NOM.	MAX.
A	—	—	1.75
A1	0.10	—	0.25
A2	1.25	—	—
b	0.31	—	0.51
c	0.10	—	0.25
D	4.80	4.90	5.00
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
e	1.27 BSC		
L	0.40	—	1.27
h	0.25	—	0.50
$\theta°$	0	—	8

UNIT : mm

NOTE :
1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES
2. DIMENSIONS EXCLUDE BURRS, MOLD FLASH OR PROTRUSIONS
3. REFER JEDEC MS-012

DATE: 02/21/14
DESCRIPTION: 8-Pin, 150mil-Wide, SOIC
PACKAGE CODE: W (W8)
DOCUMENT CONTROL #: PD-1001
REVISION: G

15-0103

For latest package info.

Please check: http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/.

Ordering Information

Part Number	Package Code	Package
PT7C4563BQ1WEX	W	8-Pin, 150mil-Wide (SOIC)

Notes:
1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
4. Q = Automotive Compliant
5. 1 = AEC-Q100 Grade Level
6. E = Pb-free and Green
7. X suffix = Tape/Reel

PT7C4563BQ

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Real Time Clock *category:*

Click to view products by Diodes Incorporated *manufacturer:*

Other Similar products are found below :

DS1302Z-LF 710029X 879047C 405800G PT7C43390LE RV-3029-C2-32.768k-OPTION-B-TB-QA RV-2123-C2-32.768k-20PPM-TA-QA RV-3029-C2-32.768k-OPTION-A-TB-QA PT7C4563UEX RV-1805-C3-32.768k-2PPM-TA-QA RV-3029-C3-32.768k-OPTION-A-TB-QA RV-2123-C2-32.768kHz-20PPM-TA-QC RX8900SA UC3 PURE SN RX-4035LC:B3 PURE SN RX-8564LC:B PURE SN RX-8803LCUB PURE SN BULK MCP79401-I/SN BQ32002D MCP7940M-I/P DS3231SN#T&R DS1391U-18+ DS1347T+T&R RX-8564LC:B3 PURE SN DS1338Z-33+T RX-4571SA:B3 PURE SN DS1340U-33+T&R RX-8571LC:B3 PURE SN S-35190A-J8T1U RX-8803LC:UB3 PURE SN S-35390A-T8T1 AB1815-T3 AB-RTCMC-32.768kHz-AIGZ-S7-T AB-RTCMC-32.768kHz-B5GA-S3-T AB-RTCMC-32.768kHz-B5ZE-S3-T AB-RTCMC-32.768kHz-EOA9-S3-D-B-T AB-RTCMC-32.768kHz-EOZ9-S3-D-B-T AB-RTCMC-32.768KHZ-EOZ9-S3-HAT AB-RTCMC-32.768kHz-ZIZE-S2-T DS1672U-33+ DS1339AU+ FM33256B-G DS1673E-5-LF DS1672U-3+ HYM1307N HYM1302 HYM1302N PCF8563N DS1302N ECS-RTC-3225-5609-TR ECS-RTC-3225-5699HS-TR