							F	REVISI	ONS										
LTR					DESCR		١		DATE (YR-MO-DA)						APPROVED				
A	Made te Editoria	echnical cha I changes th	nge in roughd	table I. out.	Added	test cir	cuit and	d switcl	ching waveforms. 89-12-07					W. Heckman					
В	Change changes	e IAW NOR s throughou	No. 59 t tvr	62-R1เ า	51-93 ad	lding fo	otnote <u>:</u>	<u>2</u> / to tal	ble I. Ec	litorial			93-0)5-05		Monica L. Poelking			
С	Update through	to reflect lat out les	est cha	anges i	n format	and re	quirem	ents. E	ditorial	change	s		02-0)3-20		Raymond Monnin			
D	Update	drawing to o	current	require	ements.	Editori	al chan	ges thr	roughout gap			09-04-14				Joseph D. Rodenbeck			
The original first	t sheet of t	<u>his drawing</u>	has be	en repl	laced.														
SHEET																			
REV																			
SHEET																			
REV STATUS	1 1		RE\	/	1	D	D	D	D	D	D	D	D	D	D	D	D	D	
OF SHEETS			SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	
PMIC N/A			PRE D	PAREI avid W	D BY	nan			DEFENSE SUPPLY CENTER COLUMBUS										
STA	NDARD)	CHE	CKED	BY])://wv	w.ds	عدب ر <mark>cc.dl</mark> a	a.mil	50		
MICRO	CIRCU	ЛТ	R	obert E	E. Evans	i						•							
DR/	AWING		م م		ם פע														
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE				lichael	A. Frye				MIC			JIT, C		AL, B		AR, A	ADVA	NCE	D
				DRAWING APPROVAL DATE 87-12-14									SILICON						
AM	SC N/A		REV	ISION	LEVEL [)			SI.	ZE	CA	.GE CC 67268	DE B		ę	5962-	8607	4	
								SHEET 1 OF 13											

1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



Setup time, high \overline{SE} to CP (t_s)	9.0 ns minimum
Setup time, low $\overline{\mbox{SE}}$ to CP (t_s)	4.5 ns minimum
Hold time, high \overline{SE} to CP (t_h)	2.0 ns minimum
Hold time, low $\overline{\mbox{SE}}$ to CP (t_h)	0 ns minimum
Setup time, high S/ \overline{P} to CP (t_s)	13 ns minimum
Setup time, low S/ \overline{P} to CP (t_s)	21 ns minimum
Setup time, high S to CP (t _s)	8.5 ns minimum
Setup time, low S to CP (t _s)	11 ns minimum
Hold time, high or low, S or S/ \overline{P} to CP (t _h)	0 ns minimum
Clock pulse width high (t _w)	8 ns minimum
$\overline{\text{MR}}$ pulse width low (t_w)	7.5 ns minimum
Recovery time, $\overline{\text{MR}}$ to CP	9.5 ns minimum

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86074
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	3

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 <u>Test circuit and switching waveforms</u>. The test circuit and switching waveforms shall be as specified on figure 4.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.

3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86074
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	4

	-	TABLE I. Electrical p	erformance characterist	tics.				
Test	Symbol	Co -55°C ≤	Group A subgroups	Li	Unit			
		unless othe	erwise specified		Min	Max	<u> </u>	
High level output voltage	V _{OH}	$V_{CC} = 4.5 V, I_{OH} = -3$	3.0 mA,	1, 2, 3	2.4		V	
		V _{IN} = 0.8 V or 2.0 V						
Low level output voltage	V _{OL}	$V_{CC} = 4.5 \text{ V}, I_{OL} = 2$ $V_{IN} = 0.8 \text{ V or } 2.0 \text{ V}$	0 mA,	1, 2, 3		0.5	V	
Input clamp voltage	Vic	V _{CC} = 4.5 V, I _{IH} = -1 T _C = +25°C	8 mA,	1		-1.2	V	
High level input current	l _{IH1}	$V_{CC} = 5.5 V,$ $V_{IN} = 2.7 V$		1, 2, 3		20	μA	
	I _{IH2}	V _{CC} = 5.5 V, V _{IN} = 5.5 V	I/O inputs	1, 2, 3		1.0	mA	
	I _{IH3}	V _{CC} = 5.5 V, V _{IN} = 7.0 V	All other inputs	1, 2, 3		100	μA	
Low level input current	IIL	$V_{CC} = 5.5 V,$ $V_{IN} = 0.5 V$	SE input	1, 2, 3		-1.8	mA	
			S input	1, 2, 3		-1.2	mA	
			Other inputs	1, 2, 3		-0.6	mA	
Short circuit output current	I _{OS}	V _{CC} = 5.5 V, V _{OUT} = GND 1/	I	1, 2, 3	-60	-150	mA	
Off-state output current, high level voltage applied	I _{OZH}	$V_{CC} = 5.5 V,$ $V_{OUT} = 2.4 V$		1, 2, 3		70	μA	
Off-state output current,	I _{OZL}	$V_{CC} = 5.5 V_{,}$		1, 2, 3		-650	μA	
low level voltage applied		V _{OUT} = 0.5 V					•	
Supply current	Icc	V _{CC} = 5.5 V		1, 2, 3		90	mA	
		Clock high output d	isabled					
Functional tests		See 4.3.1c		7				
Maximum clock frequency	f _{MAX}	V _{CC} = 5.0 V		9	70		MHz	
	<u>2</u> /	R_{L} = 500 $\Omega \pm 5\%$		10, 11	50		MHz	
Propagation delay time,	t _{PLH1}	C_L = 50 pF $\pm 10\%$		9		8	ns	
CP to I/O _n				10, 11		10	ns	
	t _{PHL1}			9		8	ns	
				10, 11		10	ns	

See footnotes at end of table.

5962-86074

Test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$	Group A subgroups	Lin	Unit	
		unless otherwise specified		Min	Max	
Propagation delay time,	t _{PLH2}	V _{CC} = 5.0 V	9		9	ns
CP to Q _{0n}		R _L = 500 Ω ±5%	10, 11		11	ns
	t _{PHL2}	C _L = 50 pF ±10%	9		8	ns
			10, 11		10	ns
Propagation delay time,	t _{PHL3}		9		13	ns
MR to I/O _n			10, 11		15	ns
Propagation delay time,	t _{PHL4}		9		12	ns
\overline{MR} to Q_0			10, 11		14	ns
Output enable time,	t _{PZH1}		9		9	ns
OE to I/On			10, 11		13	ns
	t _{PZL1}		9		11	ns
			10, 11		15	ns
Output disable time,	t _{PHZ1}		9		6	ns
OE to I/On			10, 11		8	ns
	t _{PLZ1}		9		7	ns
			10, 11		10	ns
Output enable time,	t _{PZH2}		9		11	ns
S/P to I/On			10, 11		14	ns
	t _{PZL2}		9		14	ns
			10, 11		17	ns
Output disable time,	t _{PHZ2}		9		12	ns
S/ P to I/On			10, 11		17	ns
	t _{PLZ2}		9		16	ns
			10, 11		20	ns

TABLE I. <u>Electrical performance characteristics</u> - Continued.

1/ Not more than one output will be tested at one time and the duration of the test condition shall not exceed 1 second.

 $\underline{2}$ / f_{MAX}, if not tested, shall be guaranteed to the specified limits.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86074
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 6

De	Device type 01												
Case outlines	R and S	2											
Terminal number	Terminal	symbols											
1	RE	RE											
2	S/P	S/P											
3	D ₀	D ₀											
4	I/O7	I/O ₇											
5	I/O ₅	I/O ₅											
6	I/O ₃	I/O ₃											
7	I/O ₁	I/O ₁											
8	ŌE	ŌĒ											
9	MR	MR											
10	GND	GND											
11	CP	CP											
12	Q ₀	Q ₀											
13	I/O ₀	I/O ₀											
14	I/O ₂	I/O ₂											
15	I/O ₄	I/O ₄											
16	I/O ₆	I/O ₆											
17	D ₁	D ₁											
18	SE	SE											
19	S	S											
20	V _{CC}	V _{CC}											

NC = No connection

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86074
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	7

Mode		Inputs							Outputs							
	MR	RE	S/P	SE	S	OE *	СР	I/O7	I/O ₆	I/O ₅	I/O ₄	I/O ₃	I/O ₂	I/O ₁	I/O ₀	Q ₀
Olaar	L	Х	Х	Х	Х	L	Х	L	L	L	L	L	L	L	L	L
Clear	L	Х	Х	Х	Х	Н	Х	Z	Z	Z	Z	Z	Z	Z	Z	L
Parallel load	Н	L	L	Х	Х	Х	↑	I ₇	I_6	I_5	I4	I ₃	l ₂	I ₁	I ₀	I ₀
Shift right	Н	L	Н	Н	L	L	↑	D ₀	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁	O ₁
Shint fight	Н	L	Н	Н	Н	L	↑	D ₁	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁	O ₁
Sign Extend	Н	L	н	L	Х	L	↑	O7	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁	O ₁
Hold	Н	Н	Х	Х	Х	L	\uparrow	NC	NC	NC	NC	NC	NC	NC	NC	NC

* When the \overline{OE} input is high, all I/O_n terminals are at the high-impedance state; sequential operation or clearing of the register is not affected.

NOTES:

- 1. I_7 - I_0 = The level of the steady-state input at the respective I/O terminal is loaded into the flip-flop while the flip-flop outputs (except Q_0) are isolated from the I/O terminal.
- 2. D_0 , D_1 = The level of the steady-state inputs to the serial multiplexer input.
- 3. O_7-O_0 = The level of the respective Q_n flip-flop prior to the last clock low-to-high transition.
- 4. NC = no change; Z = high-impedance output state; H = high voltage level; L = low voltage level; ↑ = low-to-high clock transition.

FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86074
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 8



DSCC FORM 22 APR 97





Notes:

- 1. C_L = Includes probe and jig capacitance.
- 2. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- 3. All input pulses have the following characteristics: PRR = 1 MHz, $t_r = t_f = 2.5$ ns, duty cycle = 50%.
- 4. When measuring propagation delay times of three-state outputs, switch S1 is open.
- 5. When measuring pulse widths $t_r = t_f \le 1$ ns.
- 6. The outputs are measured one at a time with one input transition per measurement.

 FIGURE 4. Switching waveforms and test circuit - Continued.

 STANDARD
 SIZE
 5962-86074

 MICROCIRCUIT DRAWING
 A
 5962-86074

 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990
 REVISION LEVEL D
 SHEET 11

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 9
Group A test requirements (method 5005)	1, 2, 3, 7, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

TABLE II. Electrical test requirements.

* PDA applies to subgroup 1.

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 4, 5, 6, and 8 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 7 shall include verification of the truth table.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-86074
		REVISION LEVEL D	SHEET 12

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86074
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	13

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 09-04-14

Approved sources of supply for SMD 5962-86074 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-8607401RA	0C7V7	54F322DMQB
5962-8607401SA	0C7V7	54F322FMQB
5962-86074012A	0C7V7	54F322LMQB

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u> Vendor name and address

0C7V7

QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Counter ICs category:

Click to view products by E2v manufacturer:

Other Similar products are found below :

 HEF4516BT
 069748E
 569054R
 634844F
 74HC40102N
 74HCT4024N
 NLV14040BDR2G
 TC74HC4040AF(EL,F)
 TC74VHC4040F(E,K,F

 74VHC163FT
 XD4059
 CD4015BF3A
 74HC193PW,118
 74VHC163FT(BJ)
 SN54HC4024J
 74HC4017D.652
 74HC4020D.652

 74HC393D.652
 74HC4040D.652
 74HC4040D.653
 74HC4040D.653
 74HC191D.652
 74HC4060D.652

 74HCT4040D.652
 HEF4060BT.653
 HEF4521BT.652
 HEF4518BT.652
 HEF4520BT.652
 HEF4017BT.652

 74VHC4020FT(BJ)
 74HCT4040PW,118
 74HCT193PW,118
 74HC393BQ-Q100X
 SN74AS161NSR
 74HC390DB,112
 74HC4060D

 Q100,118
 74HC160D,652
 74HC390DB,118
 TC74HC7292AP(F)
 SN74ALS169BDR
 HEF4060BT-Q100J
 74HC4017BQ-Q100X

 74HC163PW.112
 74HC191PW.112
 74HC393DB.118
 74HC4024D.652