
								I	REVISI	ONS										
LTR						DESCF	RIPTIO	N					DA	ATE (Y	R-MO-I	DA)		APPF	ROVED)
А	CAG Q, ar	Ĕ 0129	5 for d	t - one evice ty und bo ut	pe 02.	Add c	haracte	erizatio	n for de	vice cla	asses E			93-0)1-15		М	onica L	Poelk	king
В	Char						Monica L. Poelking		king											
С	Tech	nical a	and editorial changes throughout. Add RHA requirements CS 9				97-11-05		М	Monica L. Poelking		king								
D	radia		atures f	B. Add for devi								5		02-0	7-03		7	Thomas	з М. Не	ss
Е	to inc	clude ra	adiation	ires for hardn hrough	ess ass	sured re						olate		04-0)5-05		ד	Thomas	s M. He	ess
REV																				
REV SHEET																				
SHEET REV	С	D	E	E	D	D	E	E	D											
SHEET REV SHEET	C 15	D 16	E 17	18	19	D 20	21	22	23											
SHEET REV SHEET REV STATUS				18 REV	19		21 E	22 E	23 E	E	E	E	E	E	E	E	E	E	D	D
SHEET REV SHEET REV STATUS OF SHEETS				18 REV SHE	19 / EET	20	21	22	23	E 4	E 5	E 6	E 7	E 8	E 9	E 10	E 11	E 12	D 13	D 14
SHEET REV SHEET REV STATUS				18 REV SHE	19	20) BY	21 E	22 E 2	23 E							-		ļ	<u> </u>	
SHEET REV SHEET REV STATUS OF SHEETS				18 REV SHE	19 / EET	20) BY	21 E 1	22 E 2	23 E		5	6	7	8	9	10		12	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI	15	16		18 REV SHE PRE	19 / EET	20 BY Jeffery	21 E 1	22 E 2	23 E		5	6	7 SE SI COL	8 UPPL UMBI	9 Y CE JS, O	10	11 R COL 43216	12 .UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRO DRA THIS DRAWIN FOR US DEPAR	NDAF OCIRC WIN IG IS A SE BY A	RD CUIT G VAILAR	17	18 REV SHE PRE	19 / EET PAREC	20 DBY Jeffery D. A. I	21 E 1 Tunst	22 E 2	23 E	MIC DE	DI CRO	6 EFEN CIRO	SE SI COL http	BUPPLUMBU UMBU DE://www	9 Y CE JS, O vw.ds	NTER HIO cc.dl	COL 43216 a.mil	12 UMB 3	13 US	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRO DRA THIS DRAWIN FOR US	NDAF OCIRCA WIN IG IS A SE BY A RTMEN ICIES (TE THE THE THE THE THE THE THE THE THE T	17	18 REV SHE PRE CHE	19 / EET PAREC	D BY D. A. I	21 E 1 V Tunst DiCenz	E 2	23 E	MIC DE	DI CRO	EFEN CIRC DER/I	SE SI COL http	BUPPLUMBU UMBU DE://www	9 Y CE JS, O vw.ds	NTER HIO cc.dl	11 R COL 43216 a.mil	12 UMB 3	13 US	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRO DRA THIS DRAWIN FOR US DEPAR AND AGEN DEPARTMEN	NDAF OCIRCA WIN IG IS A SE BY A RTMEN ICIES (TACULT TO THE DEFEN	17	18 REV SHE PRE CHE	19 / EET PAREC CKED	D BY D. A. I	21 E 1 1 V Tunst DiCenz Hauck DVAL E 05-26	E 2	23 E	MIC DE CC SIL	DI CRO COD	CIRC DER/I	SE SI COL http	8 UPPL UMBI D://ww , DIG ULT	9 Y CE JS, O vw.ds	NTER HIO cc.dl	COL 43216 a.mil	12 .UMB .1-O _ HIC	13 US F-8	

DSCC FORM 2233 APR 97

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes B, Q and M), and space application (device classes S and V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes B, S, Q, and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	54ACT138	1-of-8 decoder/demultiplexer, TTL compatible inputs
02	54ACT11138	1-of-8 decoder/demultiplexer, TTL compatible inputs
03	54ACT138	1-of-8 decoder/demultiplexer, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
B, S, Q, or V	Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	<u>Descriptive designator</u>	<u>Terminals</u>	Package style
Е	GDIP1-T16 or CDIP2-T16	16	Dual-in-line
F	GDFP2-F16 or CDFP3-F16	16	Flat pack
Χ	CDFP4-F16	16	Flat pack
2	CQCC1-N20	20	Leadless-chip-carrier

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes B, S, Q, and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87554
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 2

1.3 Absolute maximum ratings. 1/2/

Supply voltage range (V _{CC})	0.5 V dc to +6.0 V dc
DC input voltage (V _{IN})	0.5 V dc to V_{CC} + 0.5 V dc
DC output voltage range (Vout)	0.5 V dc to V_{CC} + 0.5 V dc
DC input diode current (I_{IK}) (0.0V > V_{IN} , V_{IN} > V_{CC})	±20 mA
DC output diode current (I_{OK}) (0.0V > V_{OUT} , V_{OUT} > V_{CC})	±20 mA
DC output current (I _{OUT}) (per output)	±50 mA
DC V _{CC} or GND current (I _{CC} , I _{GND}) (per pin)	
Storage temperature range (T _{STG})	65°C to +150°C
Maximum power dissipation (P _D)	
Lead temperature (soldering, 10 seconds):	
Case outline X	+260°C
All other case outlines except case X	+300°C
Thermal resistance, junction-to-case (θ _{JC})	See MIL-STD-1835
Junction temperature (T _J)	
Case operating temperature (T _C)	
1 0 1 ()	
Recommended operating conditions. 2/4/	

Supply voltage range (V _{CC})	. +4.5 V dc to +5.5 V dc
Input voltage range (V _{IN})	. +0.0 V dc to V _{CC}
Output voltage range (V _{OUT})	. +0.0 V dc to V _{CC}
Maximum low level input voltage (V _{IL})	. 0.8 V
Minimum high level input voltage (V _{IH})	. 2.0 V
Case operating temperature range (T _C)	55°C to +125°C
Input rise and fall rate (t _r and t _f) maximum:	
V _{CC} = 4.5 V	. 10 ns/V
V _{CC} = 5.5 V	. 8 ns/V
Maximum high level output current (I _{OH})	24 mA
Maximum low level output current (I _{OL})	. 24 mA

1.5 Radiation features.

Device type 01:

Maximum total dose available (dose rate = 50 – 300 rads (Si)/s)	
Device type 03:	= 100 MoV om 7mg
Maximum total dose available (dose rate = 50 – 300 rads (Si)/s)	300 krads (Si)
Single Event Latchup (SEL) or Single Event Upset (SEU)	$> 93 \text{ MeV-cm}^2/\text{mg}$

Unless otherwise specified, the values listed above shall apply over the full V_{CC} and T_C recommended operating range.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87554
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 3

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. The maximum junction temperature may be exceeded for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

Unless otherwise noted, all voltages are referenced to GND.

For packages with multiple V_{CC} and GND pins, this value represents the maximum total current flowing into or out of all V_{CC} or GND pins.

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or www.dodssp.daps.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

ELECTRONIC INDUSTRIES ALLIANCE (EIA)

EIA/JEDEC Standard No. 78 - IC Latch-Up Test

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices

(Copies of these documents are available online at http://www.jedec.org or from the Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes B, S, Q, and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level C devices and as specified herein.

STANDARD
MICROCIRCUIT DRAWING

SIZE A		5962-87554
	REVISION LEVEL E	SHEET 4

- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes B, S, Q, and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
 - 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.
- 3.2.6 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range. Test conditions for these specified characteristics and limits are as specified in table I.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes B, S, Q, and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes B, S, Q, and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes B, S, Q, and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes B, S, Q, and V, the requirements of MIL-PRF-38535 and herein or for device class M the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes B, S, Q, and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 39 (see MIL-PRF-38535, appendix A).
 - 3.11 <u>Substitution</u>. Substitution data shall be as indicated in the appendix herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87554
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 5

	TABLE I. <u>Electrical performance characteristics</u> .								
Test and MIL-STD-883 test method <u>1</u> /	Symbol	-55°C ≤ T _C ≤ 4.5 V ≤ V _{CC}	Test conditions $\underline{2}/\underline{3}/$ -55°C \leq T _C \leq +125°C 4.5 V \leq V _{CC} \leq 5.5 V unless otherwise specified		V _{CC}	Group A subgroups	Limit	ts <u>5</u> /	Unit
							Min	Max	
High level output voltage 3006	V _{ОН1} <u>6</u> /	For all inputs affecting output under test $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{IH} = 2.0 \text{ V}$ $V_{IL} = 0.8 \text{ V}$ For all other inputs $V_{IN} = V_{CC} \text{ or GND}$ $I_{OH} = -50 \mu\text{A}$		All All	4.5 V	1, 2, 3	4.4		V
	V _{OH2}	For all inputs affectir output under test V _{IN} = V _{IH} or V _{IL} V _{IH} = 2.0 V V _{IL} = 0.8 V	ng	All All	5.5 V	1, 2, 3	5.4		
		For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -50 \mu A$	M, D, P, L, R	01 B, S, Q, V		1			
	V _{OH3}		All All	4.5 V	1, 2, 3	3.7			
		For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -24$ mA	M, D, P, L, R	01 B, S, Q, V		1			
	V _{OH4} <u>6</u> /	For all inputs affecting output under test $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 2.0 \text{ V}$ $V_{IL} = 0.8 \text{ V}$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -24 \text{ mA}$	ng	AII AII	5.5 V	1, 2, 3	4.7		
	V _{OH5} <u>7</u> /	For all inputs affectir output under test V _{IN} = V _{IH} or V _{IL} V _{IH} = 2.0 V V _{IL} = 0.8 V	ng	All All	5.5 V	1, 2, 3	3.85		
		For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -50$ mA	M, D, P, L, R	01 B, S, Q, V		1			

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87554
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 6

TABLE I. <u>Electrical performance characteristics</u> - Continued.									
Test and MIL-STD-883 test method 1/	Symbol	-55°C ≤ T _C ≤ + 4.5 V ≤ V _{CC} ≤	Test conditions $2/3/$ -55°C \leq T _C \leq +125°C $4.5~V \leq$ V _{CC} \leq 5.5 V unless otherwise specified		V _{CC}	Group A subgroups	Limits <u>5</u> /		Unit
							Min	Max	
Low level output voltage 3007	V _{OL1} <u>6</u> /	For all inputs affecting output under test $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 2.0 \text{ V}$ $V_{IL} = 0.8 \text{ V}$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OL} = 50 \mu\text{A}$	9	AII AII	4.5 V	1, 2, 3		0.1	V
	V _{OL2}	For all inputs affecting output under test V _{IN} = V _{IH} or V _{IL} V _{IH} = 2.0 V V _{IL} = 0.8 V		All All	5.5 V	1, 2, 3		0.1	
		For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OL} = 50 \mu A$	M, D, P, L, R	01 B, S, Q, V		1			
	V _{OL3}	For all inputs affecting output under test V _{IN} = V _{IH} or V _{IL} V _{IH} = 2.0 V	9	All B, S, Q, V	4.5 V	1, 3		0.4	
		V _{IL} = 0.8 V				2		0.5	
		For all other inputs $V_{IN} = V_{CC}$ or GND	M, D, P, L, R	01 B, S, Q, V		1		0.4	
		$I_{OL} = 24 \text{ mA}$		All		1		0.4	1
				М		2, 3		0.5	
	V _{OL4} <u>6</u> /	For all inputs affecting output under test	9	All B, S, Q, V	5.5 V	1, 3		0.4	
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{IH} = 2.0 \text{ V}$				2		0.5	
		$V_{IL} = 0.8 \text{ V}$ For all other inputs $V_{IN} = V_{CC} \text{ or GND}$		All M		1		0.4	
		I _{OL} = 24 mA				2, 3		0.5	
	V _{OL5} <u>7</u> /	For all inputs affecting output under test $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 2.0 \text{ V}$ $V_{IL} = 0.8 \text{ V}$ For all other inputs		AII AII	5.5 V	1, 2, 3		1.65	
		$V_{IN} = V_{CC}$ or GND $I_{OL} = 50 \text{ mA}$	M, D, P, L, R	01 B, S, Q, V		1			

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87554
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 7

TABLE I. <u>Electrical performance characteristics</u> - Continued.									
Test and MIL-STD-883 test method 1/	Symbol	$-55^{\circ}C \le T_C \le 4.5 \text{ V} \le V_{CC} \le 4.5 \text{ V} \le V_{CC} \le 4.5 \text{ V} \le V_{CC} \le 4.5 \text{ V} \le 1.5 V$	Test conditions $\underline{2}/\underline{3}/$ -55°C \leq T _C \leq +125°C $4.5 \text{ V} \leq$ V _{CC} \leq 5.5 V unless otherwise specified		V _{CC}	Group A subgroups			Unit
							Min	Max	
Positive input clamp voltage	V _{IC+}	For input under test $I_{IN} = 1 \text{ mA}$		All B, S, Q, V	GND	1	0.4	1.5	V
3022			M, D, P, L, R	01 B, S, Q, V		1			
Negative input clamp voltage	V _{IC} -	For input under test I _{IN} = -1 mA		All B, S, Q, V	Open	1	-0.4	-1.5	V
3022			M, D, P, L, R	01 B, S, Q, V		1			
Input current high	I _{IH}	For input under test		All	5.5 V	1		0.1	μΑ
3010		$V_{IN} = V_{CC}$ For all other inputs		B, S, Q, V		2		1.0	
		$V_{IN} = V_{CC}$ or GND		All		1		0.1	
				М		2, 3		1.0	
			M, D, P, L, R	01 B, S, Q, V		1		0.1	
Input current low	I _{IL}	For input under test		All	5.5 V	1		-0.1	μА
3009		V _{IN} = GND For all other inputs		B, S, Q, V		2		-1.0	
		$V_{IN} = V_{CC}$ or GND				1		-0.1	
				M		2, 3		-1.0	
			M, D, P, L, R	01 B, S, Q, V		1		-0.1	
Input capacitance 3012	C _{IN}	See 4.4.1c T _C = +25°C		AII AII	GND	4		10.0	pF
Power dissipation capacitance	C _{PD} <u>8</u> /	See 4.4.1c T _C = +25°C		01, 03 All	5.0 V	4		85.0	pF
				02 All				110.0	
Quiescent supply	ΔI_{CC}	For input under test		01	5.5 V	3		1.6	mA
current delta, TTL input levels	<u>9</u> /	$V_{IN} = V_{CC} - 2.1 \text{ V}$ For all other inputs		B, S, Q, V		1, 2		1.0	
3005				03 Q, V		1, 2, 3		1.6	
				All M		1, 2, 3		1.6	
			M, D	01		1		1.6	
			P, L, R	B, S, Q, V				3.5	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87554
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 8

	TABLE I. <u>Electrical performance characteristics</u> - Continued.									
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test condition $-55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq 4.5 \text{ V} \leq \text{V}_{\text{CC}}$ unless otherwise	≤ +125°C c ≤ 5.5 V	Device type <u>4/</u> and device class	V _{CC}	Group A subgroups	Lim	nits <u>5</u> /	Unit	
						 	Min	Max		
Quiescent supply	I _{CCH}	For all inputs		All	5.5 V	1		2.0	μА	
current, output high		$V_{IN} = V_{CC}$ or GND		B, S, Q, V		2		40.0		
3005			ļ	All		1		8.0		
			ļ	М		2, 3		160.0		
		,	М					100.0	μА	
		'	D	01		1		1.0	mA	
		!	P, L, R	B, S, Q, V				3.5		
			M, D, P, L, R, F 10/	03 Q, V				50	μА	
Quiescent supply	I _{CCL}	For all inputs		All	5.5 V	1		2.0	μА	
current, output low		$V_{IN} = V_{CC}$ or GND	ļ	B, S, Q, V		2		40.0		
3005			ļ	All		1		8.0		
			ļ	М		2, 3		160.0		
		,	М	01		1		100.0	μА	
		,	D	B, S, Q, V				1.0	mA	
		!	P, L, R					3.5		
			M, D, P, L, R, F <u>10</u> /	03 Q, V				50	μА	
Latch-up input/ output over- voltage	I _{CC} (O/V1) 11/	$\begin{split} t_w &\geq 100~\mu\text{s} \\ t_{\text{cool}} &\geq t_w \\ 5~\mu\text{s} &\leq t_r \leq 5~\text{ms} \\ 5~\mu\text{s} &\leq t_f \leq 5~\text{ms} \\ V_{\text{test}} &= 6.0~\text{V} \\ V_{\text{CCQ}} &= 5.5~\text{V} \\ V_{\text{over}} &= 10.5~\text{V} \end{split}$		All B, S, Q, V	5.5 V	2		200	mA	
Latch-up input/ output positive over-current	Icc (O/I1+) 11/	$\begin{split} t_w &\geq 100~\mu\text{s} \\ t_{\text{cool}} &\geq t_w \\ 5~\mu\text{s} &\leq t_r \leq 5~\text{ms} \\ 5~\mu\text{s} &\leq t_f \leq 5~\text{ms} \\ V_{\text{test}} &= 6.0~\text{V} \\ V_{\text{CCQ}} &= 5.5~\text{V} \\ I_{\text{trigger}} &= +120~\text{mA} \end{split}$		AII B, S, Q, V	5.5 V	2		200	mA	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87554
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 9

	TABLE I. <u>Electrical performance characteristics</u> - Continued.									
Test and MIL-STD-883 test method <u>1</u> /	Symbol	-55°C ≤ T ₀ 4.5 V ≤ V	Test conditions $2/3/$ -55°C \leq T _C \leq +125°C t $4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq$ 5.5 V unless otherwise specified		V _{CC}	Group A subgroups	Limi	ts <u>5</u> /	Unit	
							Min	Max		
Latch-up input/ output negative over-current	I _{CC} (O/I1-) 11/	$\begin{split} t_w &\geq 100~\mu\text{s} \\ t_{cool} &\geq t_w \\ 5~\mu\text{s} &\leq t_r \leq 5~\text{ms} \\ 5~\mu\text{s} &\leq t_f \leq 5~\text{ms} \\ V_{test} &= 6.0~\text{V} \\ V_{CCQ} &= 5.5~\text{V} \\ I_{trigger} &= -120~\text{mA} \end{split}$		AII B, S, Q, V	5.5 V	2		200	mA	
Latch-up supply over-voltage	I _{CC} (O/V2) 11/	$\begin{split} t_w &\geq 100~\mu\text{s} \\ t_{\text{cool}} &\geq t_w \\ 5~\mu\text{s} &\leq t_r \leq 5~\text{ms} \\ 5~\mu\text{s} &\leq t_f \leq 5~\text{ms} \\ V_{\text{test}} &= 6.0~\text{V} \\ V_{\text{CCQ}} &= 5.5~\text{V} \\ V_{\text{over}} &= 9.0~\text{V} \end{split}$		AII B, S, Q, V	5.5 V	2		100	mA	
Truth table test, output voltage	<u>12</u> /	V _{IL} = 0.40 V V _{IH} = 2.40 V		AII AII	4.5 V	7, 8	L	Н		
3014		Verify output V _{OUT} See 4.4.1e		AII M	5.5 V	7, 8	L	Н		
			M, D, P, L, R	01 B, S, Q, V	4.5 V	7	L	Н		
Propagation delay	t _{PHL1} ,	$C_L = 50 \text{ pF minimod}$ $R_L = 500\Omega$	um	All	4.5 V	9, 11	1.0	11.0	ns	
time, select to output, An to On	t _{PLH1}	See figure 4		B, S, Q, V		10	1.0	12.5		
3003	<u>13</u> / <u>14</u> /			All		9	1.0	11.0		
				М		10, 11	1.0	12.5		
_			M, D, P, L, R	01 B, S, Q, V		9	1.0	11.0	_	
Propagation delay	t _{PHL2} ,	$C_L = 50 \text{ pF minimod}$ $R_L = 500\Omega$	um	All	4.5 V	9, 11	1.0	12.0	ns	
time, en <u>ab</u> le to ou <u>tp</u> ut, E1 or E2	t _{PLH2}	See figure 4		B, S, Q, V		10	1.0	13.5		
to On 3003	<u>13</u> / <u>14</u> /			All		9	1.0	12.0		
				М		10, 11	1.0	13.5	-	
			M, D, P, L, R	01 B, S, Q, V		9	1.0	12.0		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87554
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 10

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test and MIL-STD-883	Symbol	$-55^{\circ}C \le T_{C} \le +125^{\circ}C$		Device type 4/	V _{CC}	Group A subgroups	Limit	s <u>5</u> /	Unit
test method 1/		$4.5 \text{ V} \leq \text{V}_0$ unless otherw	••	and device class			Min	Max	
Propagation delay	t _{PHL3} ,	C _L = 50 pF minimu	um	All	4.5 V	9, 11	1.0	12.5	ns
time, enable <u>to</u> output, E3 to On	t _{PLH3}	$R_L = 500\Omega$ See figure 4		B, S, Q, V		10	1.0	14.0	
3003	<u>13</u> / <u>14</u> /				9	9	1.0	12.5	
				M		10, 11	1.0	14.0	
			M, D, P, L, R	01 B, S, Q, V		9	1.0	12.5	

- 1/ For tests not listed in the referenced MIL-STD-883 (e.g. Δl_{CC}), utilize the general test procedure under the conditions listed herein. All inputs and outputs shall be tested, as applicable, to the tests in table I herein.
- 2/ Each input/output, as applicable shall be tested at the specified temperature for the specified limits. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:
 - a. V_{IC} (pos) tests, the GND terminal can be open. $T_C = +25^{\circ}C$.
 - b. V_{IC} (neg) tests, the V_{CC} terminal shall be open. $T_C = +25^{\circ}C$.
 - c. All I_{CC} and ΔI_{CC} tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ RHA parts for device type 01 are tested at all levels M, D, P, L, and R of irradiation. Pre and post irradiation values are identical unless otherwise specified in table I.

RHA parts for device type 03 meet all levels M, D, P, L, R, and F of irradiation. Pre and post irradiation values are identical unless otherwise specified in table I

When performing post irradiation electrical measurements for any RHA level for any device, $T_A = +25$ °C.

- 4/ The word "All" in the device type and device class column, means limits for all device types and classes.
- 5/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- 6/ For device classes B, S, Q, and V, this test is guaranteed, if not tested, to the limits specified in table I.
- $\overline{Z}/\overline{Z}$ Transmission driving tests are performed at $V_{CC} = 5.5 \text{ V}$ dc with a 2 ms duration maximum. This test may be performed using $V_{IN} = V_{CC}$ or GND. When $V_{IN} = V_{CC}$ or GND is used, the test is guaranteed for $V_{IN} = 2.0 \text{ V}$ or 0.8 V. For device class M, subgroup 1 testing shall be guaranteed if not tested to the limits specified in table I. For radiation hardness assured devices, subgroup 1 tests shall be performed.
- 8/ Power dissipation capacitance (C_{PD}) determines the no load dynamic power consumption, $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC}) f + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC})$, and the dynamic current consumption, $I_S = (C_{PD} + C_L) V_{CC} f + I_{CC} + n \times d \times \Delta I_{CC}$. For both P_D and I_S , n is the number of device inputs at TTL levels, f is the frequency of the input signal, and d is the duty cycle of the input signal.
- 9/ This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at $V_{IN} = V_{CC} 2.1 \text{ V}$ (alternate method). Classes M, B, S, Q, and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times ΔI_{CC} maximum limits; and the preferred method and limits are guaranteed.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87554
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL F	SHEET 11

TABLE I. <u>Electrical performance characteristics</u> - Continued.

- 10/ The maximum limit for this parameter at 100 krads (Si) is $2 \mu A$.
- $\underline{11}$ / See JEDEC Standard No. 17 for electrically induced latch-up test methods and procedures. The values listed for $I_{trigger}$ and V_{over} are to be accurate within \pm 5 percent.
- 12/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. H ≥ 2.5 V, L < 2.5 V; high inputs = 2.4 V and low inputs = 0.4 V. The input voltage levels have the allowable tolerances in accordance with MIL-STD-883 already incorporated.
- 13/ Device classes B, S, Q, and V are tested at $V_{CC} = 4.5 \text{ V}$ and $T_C = +125^{\circ}\text{C}$ for sample testing and at $V_{CC} = 4.5 \text{ V}$ and $T_C = +25^{\circ}\text{C}$ for screening. Other voltages of V_{CC} and temperatures are guaranteed, if not tested (see 4.4.1d).
- $\underline{14}$ / AC limits at V_{CC} = 5.5 V are equal to the limits at V_{CC} = 4.5 V and guaranteed by testing at V_{CC} = 4.5 V. Minimum ac limits for V_{CC} = 5.5 V are 1.0 ns and guaranteed by guardbanding the V_{CC} = 4.5 V minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.

STANDARD				
MICROCIRCUIT DRAWING				

SIZE A		5962-87554
	REVISION LEVEL E	SHEET 12

Device types	01 an	()2	
Case outlines	E, F, and X	2	E	2
Terminal number		Terminal sym	nbol	
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20	A0 A1 A2 E1 E2 E3 O7 GND O6 O5 O4 O3 O2 O1 O0 Vcc	NC A0 A1 A2 E1 NC E2 E3 O7 GND NC O6 O5 O4 O3 NC O2 O1 O0 Vcc	O1 O2 O3 GND O4 O5 O6 O7 E2 E1 E3 Vcc A2 A1 A0 O0 	C 24 A 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

NC = No connection.

Terminal description					
Terminal symbol	Description				
An (n = 0 to 2)	Address (data) inputs				
E1, E2	Asynchronous enable control inputs (active low)				
E3	Asynchronous enable control input (active high)				
On (n = 0 to 7)	Outputs (active low)				

FIGURE 1. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87554
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL D	SHEET 13

	Device types 01, 02, and 03												
Inputs						Outp	uts						
_ E1	 E2	E3	A0	A1	A2	<u></u>	<u>_</u> 01	 O2	 O3	<u></u> O4	 O5	<u></u>	<u></u>
H X X	X H X	X X L	X X X	X X X	X X X	H H H	H H H	H H H	ннн	H H H	H H H	ппп	H H H
		H H H H H H H					H	H H L H H H H	H H H L H H H H	H H H L H H H	H H H H L H H		H H H H H L

H = High voltage level L = Low voltage level

X = Immaterial

FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING

SIZE A		5962-87554
	REVISION LEVEL D	SHEET 14





FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87554
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 15



NOTES:

- 1. $C_L = 50$ pF minimum or equivalent (includes test jig and probe capacitance).
- 2. $R_T = 50\Omega$ or equivalent. $R_L = 500\Omega$ or equivalent.
- 3. Input signal from pulse generator: $V_{IN} = 0.0 \text{ V}$ to 3.0 V; PRR \leq 10 MHz; $t_r \leq$ 3 ns; $t_f \leq$ 3 ns; duty cycle = 50 percent. 4. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 5. Outputs are measured one at a time with one output per measurement.

FIGURE 4. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87554
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL D	SHEET 16

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes B, S, Q, and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A
- 4.2 <u>Screening</u>. For device classes B, S, Q, and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device classes M, B, and S.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Delete the sequence specified in 3.1.10 through 3.1.14 of method 5004 and substitute the first 7 test requirements of table II herein.
 - (4) For device class M, unless otherwise noted, the requirements for device class B in method 1015 of MIL-STD-883 shall be followed.
 - (5) Unless otherwise specified in the QM plan for static burn-in, device classes B and S, test condition A, method 1015 of MIL-STD-883, the test duration for each static test shall be 24 hours minimum for class S devices and in accordance with table I of method 1015 for class B devices.
 - (a) For static burn-in I, all inputs shall be connected to GND. Outputs may be open or connected to $V_{CC}/2 \pm 0.5 \text{ V}$. Resistors R1 are optional on both inputs and open outputs and required on outputs connected to $V_{CC}/2 \pm 0.5 \text{ V}$. R1 = 220Ω to 47 k Ω .
 - (b) For static burn-in II, all inputs shall be connected through the R1 resistors to V_{CC}. Outputs may be open or connected to V_{CC}/2 ± 0.5 V. Resistors R1 are optional on open outputs, and required on outputs connected to V_{CC}/2 ± 0.5 V. R1 = 220Ω to 47 k Ω .
 - (c) $V_{CC} = 5.5 \text{ V} \pm 0.5 \text{ V}$.
 - (6) Unless otherwise specified in the QM plan for dynamic burn-in, device classes B and S, test condition D, method 1015 of MIL-STD-883, the following shall apply:
 - (a) Input resistors = 220Ω to $2 k\Omega \pm 20$ percent.
 - (b) Output resistors = $220\Omega \pm 20$ percent.
 - (c) $V_{CC} = 5.5 \text{ V} \pm 0.5 \text{ V}$.
 - (d) The A0 pin shall be connected through a resistor to clock pulse 1 (CP1). The A1 pin shall be connected through a resistor to clock pulse 2 (CP2). The A2 pin shall be connected through a resistor to clock pulse 3 (CP3). The enable pins shall be connected to V_{CC} or GND, as applicable, to enable the outputs. Outputs shall be connected through the resistors to $V_{CC}/2 \pm 0.5 \ V$.
 - (e) CP1, CP2, CP3 = 25 kHz to 1 MHz square wave; $f_{CP2} = f_{CP1}/2$; $f_{CP3} = f_{CP2}/2$; duty cycle = 50 percent \pm 15 percent; $V_{IH} = 4.5 \text{ V}$ to V_{CC} ; $V_{IL} = 0.0 \text{ V} \pm 0.5 \text{ V}$; t_r , $t_f \le 100 \text{ ns}$.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87554
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 17

- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. For class S devices, post dynamic burn-in, or class B devices, post static burn-in, electrical parameter measurements may, at the manufacturer's option, be performed separately or included in the final electrical parameter requirements.

4.2.2 Additional criteria for device classes B, S, Q, and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V or S beyond the requirements of device class Q or B shall be as specified in MIL-PRF-38535, appendix B.

4.2.3 Percent defective allowable (PDA).

- a. The PDA for class S or V devices shall be 5 percent for static burn-in and 5 percent for dynamic burn-in, based on the exact number of devices submitted to each separate burn-in.
- b. Static burn-in I and II failures shall be cumulative for determining the PDA.
- c. The PDA for class B or Q devices shall be in accordance with MIL-PRF-38535 for static burn-in. Dynamic burn-in is not required.
- d. The PDA for class M devices shall be in accordance with MIL-PRF-38535, appendix A for static burn-in and dynamic burn-in.
- e. Those devices whose measured characteristics, after burn-in, exceed the specified delta limits or electrical parameter limits specified in table I, subgroup I, are defective and shall be removed from the lot. The verified number of failed devices times 100 divided by the total number of devices in the lot initially submitted to burn-in shall be used to determine the percent defective for the lot and the lot shall be accepted or rejected based on the specified PDA.

4.3 Qualification inspection.

- 4.3.1 <u>Qualification inspection for device classes B, S, Q, and V.</u> Qualification inspection for device classes B, S, Q, and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes B, S, Q, and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).

STANDARD			
MICROCIRCUIT DRAWING			

SIZE A		5962-87554
	REVISION LEVEL E	SHEET 18

TABLE II. Electrical test requirements.

Test requirements	Subgroups 1/ (in accordance with MIL-STD-883, method 5005, table I)	Subgroups <u>1/</u> (in accordance with MIL-PRF-38535, table III)			
	Device	Device 2/	Device 2/	Device	Device
	class M	class B	class S	class Q	class V
Interim electrical parameters, method 5004		1	1	1	1
Static burn-in I, method 1015 (4.2.1a)	<u>3</u> /	Not required	Required 4/	Not required	Required <u>4</u> /
Interim electrical parameters, method 5004 (4.2.1b)			1 <u>5</u> /	·	1 <u>5</u> /
Static burn-in II, method 1015 (4.2.1a)	<u>3</u> /	Required 6/	Required <u>4</u> /	Required <u>6</u> /	Required 4/
Interim electrical parameters, method 5004 (4.2.1b)		1 <u>2</u> / <u>5</u> /	1 <u>2</u> / <u>5</u> /	1 <u>2</u> / <u>5</u> /	1 <u>2</u> / <u>5</u> /
Dynamic burn-in I, method 1015 (4.2.1a)	<u>3</u> /	Not required	Required <u>4</u> /	Not required	Required 4/
Interim electrical parameters, method 5004 (4.2.1b)			1 <u>5</u> /		1 <u>5</u> /
Final electrical parameters, method 5004	1, 2, 3, 7, 8, 9 <u>2</u> /	1, 2, 7, 9 <u>2</u> / <u>6</u> /	1, 2, 7, 9 <u>2</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>2</u> / <u>6</u> /	1, 2, 3, 7,8, 9, 10, 11 <u>2</u> /
Group A test requirements, method 5005 (4.4.1)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group B end-point electrical parameters, method 5005 (4.4.2)			1, 2, 3, 7, 8, 9, 10, 11 <u>5</u> /		
Group C end-point electrical parameters, method 5005 (4.4.3)	1, 2, 3	1, 2 <u>5</u> /		1, 2, 3 <u>5</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>5</u> /
Group D end-point electrical parameters, method 5005 (4.4.4)	1, 2, 3	1, 2	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters, method 5005 (4.4.5)	1, 7, 9	1, 7, 9	1, 7, 9	1, 7, 9	1, 7, 9

- 1/ Blank spaces indicate tests are not applicable.
- 2/ PDA applies to subgroup 1 (see 4.2.3). For device classes S and V, PDA applies to subgroups 1 and 7 (see 4.2.3).
- 3/ The burn-in shall meet the requirements of 4.2.1a herein.
- 4/ On all class S lots, the device manufacturer shall maintain read-and-record data (as a minimum on disk) for burn-in electrical parameters (group A, subgroup 1), in accordance with test method 5004 of MIL-STD-883. For pre-burn-in and interim electrical parameters, the read-and-record requirements are for delta measurements only.
- 5/ Delta limits shall be required only on table I, subgroup 1. The delta values shall be computed with reference to the previous interim electrical parameters. The delta limits are specified in table III.
- 6/ The device manufacturer may, at his option, either complete subgroup 1 electrical parameter measurements, including delta measurements, within 96 hours after burn-in completion (removal of bias) or may complete subgroup 1 electrical measurements without delta measurements within 24 hours after burn-in completion (removal of bias). When the manufacturer elects to perform the subgroup 1 electrical parameter measurements without delta measurements, there is no requirement to perform the pre-burn-in electrical tests (first interim electrical parameters test in table II).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87554
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL D	SHEET 19

TABLE III. Burn-in and operating life test, delta parameters (+25°C).

Parameter <u>1</u> /	Symbol	Device types	Delta limits
Supply current	I _{CCH} , I _{CCL}	01	±100 nA <u>2</u> /
		03	±300 nA
Supply current delta	Δl_{CC}	03	±0.4 mA
Input current low level	I _{IL}	03	±20 nA
Input current high level	I _{IH}	03	±20 nA
Output voltage low level	V _{OL}	03	±0.04 V
$V_{CC} = 5.5 \text{ V}, I_{OL} = 24 \text{ mA}$			
Output voltage high level	V _{OH}	03	±0.20 V
$V_{CC} = 5.5 \text{ V}, I_{OH} = -24 \text{ mA}$			

^{1/} These parameters shall be recorded before and after the required burn-in and life tests to determine delta limits.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Latch-up tests are required for device classes B, S, Q, and V. These tests shall be performed only for initial qualification and after process or design changes which may affect the performance of the device. Latch-up tests shall be considered destructive. For latch-up tests, test all applicable pins on five devices with zero failures.
- c. C_{IN} and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For C_{IN} and C_{PD}, test all applicable pins on five devices with zero failures.
- d. For device classes B, S, Q, and V, subgroups 9 and 11 tests shall be measured only for initial qualification and after process or design changes which may affect dynamic performance.
- e. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. The test vectors used to verify the truth table shall test all possible input to output logic patterns. For device classes B, S, Q, and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- 4.4.2 <u>Group B inspection</u>. When applicable, the group B inspection end-point electrical parameters shall be as specified in table II herein. For device class S steady steady-state life tests, the test circuit shall be maintained by the manufacturer and shall be made available to the acquiring or preparing activity upon request.
 - 4.4.3 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD
MICROCIRCUIT DRAWING
DEEENGE CHIDDLY CENTED COLLIMDI

SIZE A		5962-87554
	REVISION LEVEL D	SHEET 20

^{2/} Guaranteed, if not tested.

- 4.4.3.1 Additional criteria for device class M . Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C or D. The test circuit shall maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.3.2 Additional criteria for device classes B, S, Q, and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-PRF-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - 4.4.4 Group D inspection. Group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.5 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device classes B, S, Q, and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
 - c. RHA tests for device classes M, B, S, Q, and V for levels M, D, P, L, R, and F shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes that may affect the RHA performance of the device.
 - d. Prior to irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table I for subgroups specified in table II herein.
- 4.4.5.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, condition A and as specified herein. Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization. Devices shall be biased as follows:
 - a. Device type 01:
 - (1) Inputs tested high, V_{CC} = 5.5 V dc +5%, R_{CC} = 10 Ω +20%, V_{IN} = 5.0 V dc +5%, R_{IN} = 1 $k\Omega$ +20%, and all outputs are open.
 - (2) Inputs tested low, V_{CC} = 5.5 V dc +5%, R_{CC} = 10 Ω +20%, V_{IN} = 0.0 V dc, R_{IN} = 1 k Ω +20%, and all outputs are open.
 - b. Device type 03:
 - (1) Inputs tested high, $V_{CC} = 5.5 \text{ V}$ dc $\pm 5\%$, $V_{IN} = 5.0 \text{ V}$ dc $\pm 10\%$, $R_{IN} = 1 \text{ k}\Omega \pm 20\%$, and all outputs are open.
 - (2) Inputs tested low, V_{CC} = 5.5 V dc \pm 5%, V_{IN} = 0.0 V dc, R_{IN} = 1 k Ω \pm 20%, and all outputs are open.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87554
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 21

- 4.4.5.1.1 <u>Accelerated aging test</u>. Accelerated aging shall be performed on classes M, B, S, Q, and V devices requiring an RHA level greater than 5K rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limit at 25° C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
 - 4.5 Methods of inspection. Methods of inspection shall be specified as follows.
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes B, S, Q, and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device classes B and Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes B, S, Q, and V</u>. Sources of supply for device classes B, S, Q, and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device classes M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD		
MICROCIRCUIT DRAWING		

SIZE A		5962-87554
	REVISION LEVEL E	SHEET 22

APPENDIX A

A.1. SCOPE

- A.1.1 <u>Scope</u>. This appendix contains the PIN substitution information to support the one part-one part number system. For new designs, after the date of this document the new PIN shall be used in lieu of the old PIN. For existing designs prior to the date of this document, the new PIN can be used in lieu of the old PIN. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance. The PIN substitution data shall be as follows.
 - A.2. APPLICABLE DOCUMENTS. This section is not applicable to this appendix.

Old PIN

A.3. SUBSTITUTION DATA

New PIN

5962-8755401MEA	5962-8755401EA
5962-8755401MFA	5962-8755401FA
5962-8755401M2A	5962-87554012A

STANDARD		
MICROCIRCUIT DRAWING		

SIZE A		5962-87554
	REVISION LEVEL D	SHEET 23

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 04-05-05

Approved sources of supply for SMD 5962-87554 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing	Vendor CAGE	Vendor similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-8755401MEA	27014	54ACT138DMQB
5962-8755401MFA	27014	54ACT138FMQB
5962-8755401M2A	27014	54ACT138LMQB
5962-8755401BEA	27014	JM54ACT138BEA
5962-8755401BFA	<u>3</u> /	JM54ACT138BFA
5962-8755401B2A	<u>3</u> /	JM54ACT138B2A
5962-8755401SFA	<u>3</u> /	JM54ACT138SFA
5962-8755401SEA	<u>3</u> /	JM54ACT138SEA
5962-8755401S2A	<u>3</u> /	JM54ACT138S2A
5962R8755401BEA	27014	JM54ACT138BEA-R
5962R8755401BFA	27014	JM54ACT138BFA-R
5962R8755401B2A	27014	JM54ACT138B2A-R
5962R8755401SEA	27014	JM54ACT138SEA-R
5962R8755401SFA	27014	JM54ACT138SFA-R
5962R8755401S2A	27014	JM54ACT138S2A-R
5962-8755402MEA	<u>3</u> /	54ACT11138J
5962-8755402M2A	<u>3</u> /	54ACT11138FK
5962-8755403QXA	F8859	54ACT138K02Q
5962-8755403QXC	F8859	54ACT138K01Q
5962-8755403VXA	F8859	54ACT138K02V
5962-8755403VXC	F8859	54ACT138K01V
5962F8755403QXA	F8859	RHFACT138K02Q
5962F8755403QXC	F8859	RHFACT138K01Q
5962F8755403VXA	F8859	RHFACT138K02V
5962F8755403VXC	F8859	RHFACT138K01V

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

 $\underline{2}$ / Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

3/ No longer available from an approved supplier.

Vendor CAGEVendor namenumberand address

27014 National Semiconductor 2900 Semiconductor Drive

2900 Semiconductor

P.O. Box 58090

Santa Clara, CA 95052-8090

F8859 ST Microelectronics

3 rue de Suisse

BP4199

35041 RENNES cedex2 - France

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Encoders, Decoders, Multiplexers & Demultiplexers category:

Click to view products by E2v manufacturer:

Other Similar products are found below:

M38510/01406BEA MC74HC163ADTG 74HC253N HMC854LC5TR NLV74VHC1G01DFT1G NLVHC4851ADTR2G

NLVHCT4851ADTR2G PI3B33X257BE M74HCT4052ADTR2G M74VHC1GT04DFT3G TC74AC138P(F) MC74LVX4051MNTWG

HMC855LC5TR NLV14028BDR2G NLV14051BDR2G NLV74HC238ADTR2G 715428X COMX-CAR-210 5962-8607001EA 5962
8756601EA MAX3783UCM+D PI5C3253QEX 8CA3052APGGI8 TC74HC4051AF(EL,F) TC74VHC138F(EL,K,F PI3B3251LE

PI5C3309UEX PI5C3251QEX PI3B3251QE 74VHC4052AFT(BJ) PI3PCIE3415AZHEX NLV74HC4851AMNTWG MC74LVX257DG

M74HC151YRM13TR M74HC151YTTR PI5USB31213XEAEX M74HCT4851ADWR2G XD74LS154 AP4373AW5-7-01 QS3VH251QG8

QS4A201QG HCS301T-ISN HCS500-I/SM MC74HC151ADTG TC4066BP(N,F) 74ACT11139PWR HMC728LC3CTR 74VHC238FT(BJ)

74VHC4066AFT(BJ) 74VHCT138AFT(BJ)