
								ŀ	REVISI	ONS										
LTR					[DESCR	RIPTIO	N					DA	ATE (YI	R-MO-I	DA)		APPF	ROVED	
A				ph 1.3, s throug		3.1c ar	nd figur	e 3. Te	chnical	change	es in ta	ble			1-30	,		D. R	. Cool	
В	Add	vendor	CAGE	F8859	. Add d								00-10-23			F	Raymond Monnin			
С	Char	nge to t	he prop	The X. Update boilerplate. Editorial changes throughout. – Igt pagation delay time value, $\overline{E1}$ to \overline{On} test in table I. Update 38535 requirements Igt					01-0)1-30		F	Raymond Monnin							
D				adiation require								ition		04-0)5-14		(Charles F. Saffle		
E	Add	hardness assured requirements. Editorial changes throughout LTG Add appendix A, microcircuit die. Update the boilerplate to MIL-PRF-38535 requirements and to include radiation hardness assurance requirements jak								07-0)3-07		r	homas	s M. He	SS				
	+		ŀ	1	ł		ł	ŀ	ł					ŀ	1	1	1	1	1	
REV																				
SHEET																				
SHEET REV	E 15	E 16	E 17	E 18	E 19	E 20	E 21	E	E	E 24										
SHEET REV SHEET	15	E 16	E 17	18	19	E 20	21	22	23	24		F	F	F	F	F	F	F	F	F
SHEET REV	15				19 /						E 5	E	E 7	E	E 9	E 10	E 11	E 12	E 13	E 14
SHEET REV SHEET REV STATUS	15			18 REV SHE	19 /	20	21 E	22 E	23 E	24 E										
SHEET REV SHEET REV STATUS OF SHEETS	15			18 REV SHE	19 / ET	20 0 BY	21 E	22 E 2	23 E	24 E	5	6	7	8	9		11	12	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA	15 NDAF	16 RD		18 REV SHE PREI	19 / ET	20 D BY Jeffer	21 E 1	22 E 2	23 E	24 E	5	6 EFEN	7 SE SI	8 UPPL IBUS,	9 .Y CE , OHI0	10 NTER 0 432	11 R COL 218-39	12 .UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICR (NDAF	16 RD CUIT		18 REV SHE PREI	19 / EET PARED	20) BY Jeffer BY	21 E 1	22 E 2	23 E	24 E	5	6 EFEN	7 SE SI	8 UPPL IBUS,	9 .Y CE , OHI0	10 NTER	11 R COL 218-39	12 .UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICR (15 NDAF	16 RD CUIT		18 REV SHE PREI	19 / PAREE CKED	20 D BY Jeffer BY Ray M	21 E 1 y Tunst	22 E 2	23 E	24 E	5	6 EFEN	7 SE SI	8 UPPL IBUS,	9 .Y CE , OHI0	10 NTER 0 432	11 R COL 218-39	12 .UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWII FOR U	NDAF DCIRC AWIN NG IS A JSE BY	16 RD CUIT G VAILAI	17	18 REV SHE PREI	19 / EET PARED	20 D BY Jeffer BY Ray N D BY	21 E 1 y Tunst	22 E 2	23 E	24 E 4	5 DE		7 SE SI DLUM http	8 IBUS, p://ww	9 Y CE , OHIO /w.ds	10 NTER 0 432 cc.dla	11 218-39 a.mil	12 .UMB 990	13 SUS	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWII FOR U	NDAF DCIRC AWIN NG IS A JSE BY "RTMEN	16 RD CUIT G VAILAI ALL ITS	17 BLE	18 REV SHE PREI	19 / EET PAREE CKED	20 D BY Jeffer BY Ray M D BY D. R.	21 E 1 y Tunst Monnin	22 E 2	23 E	24 E 4 MIC CM	⁵ Di	6 EFEN CC CIRC 1-OF	7 SE S DLUM http CUIT	8 IBUS, p://ww	9 Y CE , OHIO W.ds GITAL	10 NTER 0 432 cc.dla	11 218-39 a.mil	12 .UMB 990	13 SUS	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWII FOR U	NDAF DCIRC AWIN NG IS A JSE BY RTMEN NCIES (16 RD CUIT G VAILAI ALL ITS DF THE	BLE	18 REV SHE PREI	19 / PAREE CKED	20 D BY Jeffer BY Ray M D BY D. R. APPR(21 E 1 y Tunst Monnin	22 E 2	23 E	24 E 4 MIC CM	⁵ Di		7 SE S DLUM http CUIT	8 IBUS, p://ww	9 Y CE , OHIO W.ds GITAL	10 NTER 0 432 cc.dla	11 218-39 a.mil	12 .UMB 990	13 SUS	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRC DRA THIS DRAWII FOR U DEPA AND AGEI DEPARTME	NDAF DCIRC AWIN JSE BY JRTMEN NCIES (NT OF I	16 RD CUIT G VAILAI ITS DF THE DEFEN	BLE	18 REV SHE PREI	19 / EET PAREE CKED	20 D BY Jeffer BY Ray M D BY D. R. APPRC 87-0	21 E 1 y Tunst Monnin . Cool DVAL D 08-12	22 E 2	23 E	24 E 4 MIC CM	5 DE CROC OS, NOL	6 EFEN CC CIRC 1-OF LITHI	7 SE S DLUM http CUIT	8 IBUS, p://ww , DIG DECC LICC	9 Y CE , OHIO W.ds GITAL	10 NTER D 432 cc.dla ., AD R/DE	11 218-33 a.mil	12 .UMB 990 ICEE .TIPL	13 SUS	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRC DRA THIS DRAWII FOR U DEPA AND AGEI DEPARTME	NDAF DCIRC AWIN NG IS A JSE BY RTMEN NCIES (16 RD CUIT G VAILAI ITS DF THE DEFEN	BLE	18 REV SHE PREI	19 / EET PAREE CKED PROVE	20 D BY Jeffer BY Ray M D BY D. R. APPRC 87-0 LEVEL	21 E 1 y Tunst Monnin . Cool DVAL D 08-12	22 E 2	23 E	24 E 4 MIC CM MO	5 DE CRO(OS, NOL	6 EFEN CIRC 1-OF .ITHI	7 SE SI DLUM http CUIT -8 C C SI	8 IBUS, p://ww , DIG DECC LICC	9 Y CE , OHIO W.ds GITAL	10 NTER D 432 cc.dla ., AD R/DE	11 218-33 a.mil	12 .UMB 990	13 SUS	14

1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN is as shown in the following example:

For device classes M and Q:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54AC138	1-of-8 decoder/demultiplexer

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as listed below. Since the device class designator has been added after the original issuance of this drawing, device classes M and Q designators will not be included in the PIN and will not be marked on the device.

Device class	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87622
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 2

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style F GDIP1-T16 or CDIP2-T16 16 Dual-in-line F GDFP2-F16 or CDFP3-F16 16 Flat pack 2 CQCC1-N20 20 Square leadless chip carrier Х CDFP4-F16 16 Flat pack 1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M. 1.3 Absolute maximum ratings. 1/2/3/ Supply voltage range (V_{CC}) -0.5 V dc to +7.0 V dc DC input voltage range (V_{IN}) -0.5 V dc to V_{CC} + 0.5 V dc DC output voltage range (V_{OUT}) -0.5 V dc to V_{CC} + 0.5 V dc Clamp diode current (I_{IK}, I_{OK})..... ±20 mA DC output current...... ±50 mA DC V_{CC} or GND current (per pin) $\pm 50 \text{ mA}$ Lead temperature (soldering, 10 seconds)......+260°C 1.4 Recommended operating conditions. 2/ 3/ 5/ Supply voltage range (V_{CC}) +2.0 V dc to +6.0 V dc Input voltage range (V_{IN})+0.0 V dc to V_{CC} Input rise or fall times (t_r, t_f): V_{CC} = 5.5 V 0 to 8 ns 1.5 Radiation features. Device type 01: Maximum total dose available (dose rate = 50 – 300 rads(Si)/s) 300 krads (Si) 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. <u>2</u>/ Unless otherwise noted, all voltages are referenced to GND. 3/ The limits for the parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C. Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in 4/ accordance with method 5004 of MIL-STD-883. <u>5</u>/ Operation from 2.0 V dc to 3.0 V dc is provided for compatibility with data retention and battery back-up systems. Data retention implies no input transition and no stored data loss with the following conditions: $V_{IH} \ge 70\% V_{CC}$, $V_{IL} \le 30\% V_{CC}$, $V_{OH} \ge 70\% V_{CC}$ @ -20 μ A, $V_{OL} \le 30\% V_{CC}$ @ 20 μ A. Limits are guaranteed by design or process, but not production tested unless specified by the customer through the 6/ purchase order or contract. SIZE STANDARD 5962-87622 Α MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS **REVISION LEVEL** SHEET

Е

3

COLUMBUS, OHIO 43218-3990

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://assist.daps.dla.mil/quicksearch/</u> or <u>http://assist.daps.dla.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

ELECTRONIC INDUSTRIES ALLIANCE (EIA)

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices.

(Copies of this document is available online at <u>www.eia.org/</u> or from the Electronics Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834).

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of semiconductor Devices.

(Copies of these documents are available online at <u>http://www.astm.org</u> or from ASTM International, 100 Barr Harbor Drive, P.O. Box C700, West Conshohocken, PA, 19428-2959).

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.1.1 <u>Microcircuit die</u>. For the requirements of microcircuit die, see appendix A to this document.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87622
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 4

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.4 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.

3.2.6 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 39 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87622
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	5

Test and	Symbol	Test conditions <u>2</u> / 3		Device	V _{CC}	Group A	Limi	ts <u>4</u> /	Ur
MIL-STD-883		$-55^{\circ}C \le T_{C} \le +125^{\circ}C$		type		subgroups			
test method <u>1</u> /		$+3.0 \text{ V} \le \text{V}_{CC} \le +5.5 \text{ V}$ unless otherwise speci	fied D	and Device class			Min	Max	
Positive input clamp voltage 3022	V _{IC+}	For input under test, I _{IN} = 1.0		All V	0.0 V	1	0.4	1.5	V
Negative input clamp voltage 3022	V _{IC-}	For input under test, I _{IN} = -1.0	0 mA	All V	Open	1	-0.4	-1.5	
High level output voltage	V _{OH}	$V_{IN} = V_{IH}$ minimum or V_{IL} ma $I_{OH} = -50 \ \mu A$	aximum	All All	3.0 V	1, 2, 3	2.9		\
3006	<u>5</u> /			All All	4.5 V		4.4		
				All All	5.5 V		5.4		
		$V_{IN} = V_{IH}$ minimum or V_{IL} ma $I_{OH} = -12$ mA	aximum	All	3.0 V	2, 3	2.4		
		$V_{IN} = V_{IH}$ minimum or V_{IL} ma	wina una	All	4.5 V	1 2, 3	2.56 3.7		
		$V_{\rm IN} = V_{\rm IH}$ minimum or $V_{\rm IL}$ ma $I_{\rm OH} = -24$ mA		All	4.5 V	2, 3 1	3.86		
				All	5.5 V	2, 3	4.7		
		$V_{IN} = V_{IH}$ minimum or V_{IL} ma	aximum	All	5.5 V	1 1, 2, 3	4.86 3.85		
· · · · · · ·		I _{он} = -50 mA		All					
Low level output voltage	V _{OL}	$V_{IN} = V_{IH}$ minimum or V_{IL} ma $I_{OL} = 50 \ \mu A$	aximum	All All	3.0 V	1, 2, 3		0.1	\
3007	<u>5</u> /			All	4.5 V			0.1	
				All All All	5.5 V			0.1	
		$V_{IN} = V_{IH}$ minimum or V_{IL} ma $I_{OL} = 12$ mA	aximum	All	3.0 V	2, 3		0.5	
		$V_{IN} = V_{IH}$ minimum or V_{IL} ma	avimum	All	4.5 V	1 2, 3		0.36	_
		$I_{OL} = 24 \text{ mA}$		All		1		0.36	
				All	5.5 V	2, 3		0.5	
		$V_{IN} = V_{IH}$ minimum or V_{IL} ma $I_{OL} = 50$ mA	aximum	All All All	5.5 V	1 1, 2, 3		0.36 1.65	
High level input	V _{IH}			All	3.0 V	1, 2, 3	2.1		\
voltage	<u>6</u> /			All	4.5 V		3.15		-
				All	5.5 V		3.85		_
Low level input	VIL			All	3.0 V	1, 2, 3		0.9	,
voltage	<u>6</u> /			All All	4.5 V			1.35	-
				All	5.5 V			1.65	-
				All	0.0 V				
ee footnotes at end	of table.								
	STAND		SIZE A				5	962-87	762
		DRAWING	A		REVISION		SHE		JL

Test and MIL-STD-883 test method <u>1</u> /	Symbol	$\begin{array}{c} \mbox{Test conditions } \underline{2}/\\ -55^{\circ}\mbox{C} \leq \mbox{T}_{\mbox{C}} \leq +125^{\circ}\\ +3.0 \ \mbox{V} \leq \mbox{V}_{\mbox{CC}} \leq +5.5 \end{array}$	C type	V _{cc}	Group A subgroups	Lim	its <u>4</u> /	U
		unless otherwise spec			-	Min	Max	
Input leakage current low 3009	IL	V _{IN} = 0.0 V	All All	5.5 V	1		-0.1	μ
					2, 3		-1.0	
Input leakage current high 3010	I _{IH}	V _{IN} = 5.5 V	All All	5.5 V	1		0.1	μ
					2, 3		1.0	
Quiescent supply current, output high	I _{ссн}	$V_{IN} = V_{CC}$ or GND $I_O = 0$ A	All All	5.5 V	1		4.0	μ
3005					2, 3		80	
		M, D, P, L, F	R, F <u>7</u> / 01 Q, V		1		50	
Quiescent supply current, output	I _{CCL}	$V_{IN} = V_{CC}$ or GND $I_O = 0 A$	All All	5.5 V	1		4.0	μ
low					2, 3		80	
3005		M, D, P, L, R	R, F <u>7</u> / 01 Q, V		1		50	
Input capacitance 3012	C _{IN}	See 4.4.1c T _C = +25°C	All All	5.0 V	4		8.0	p
Power dissipation	C _{PD}	See 4.4.1c	All	5.0 V	4		90	р
capacitance Functional tests	<u>8</u> /	T_{c} = +25°C, f = 1 MHz See 4.4.1b	All	3.0 V	7, 8	L	Н	+
3014	<u>9</u> /	$V_{IN} = V_{IH} \text{ or } V_{IL}$ Verify output V_{OUT}	All					
				5.5 V	7, 8	L	Н	
Propagation delay	t _{PHL1}	$C_L = 50 \text{ pF} \text{ minimum}$	All	3.0 V	9	1.5	12.5	r
time, Am to On 3003	<u>10</u> /	$R_L = 500\Omega$ See figure 4	All		10, 11	1.5	15.0	
			All	4.5 V	9	1.5	10.0	
			All		10, 11	1.5	11.5	_
	t _{PLH1}		All	3.0 V	9	1.0	13.0	
			All		10, 11	1.0	16.0	_
	<u>10</u> /		All	4.5 V	9	1.5	10.0	
					10, 11	1.5	12.0	
Propagation delay time, $\overline{E}1$ to $\overline{O}n$	t _{PHL2}	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	All All	3.0 V	9	1.0	13.5	r
3003	<u>10</u> /	See figure 4			10, 11	1.0	15.5	
			All	4.5 V	9	1.5	11.0	
					10, 11	1.5	12.0	
	t _{PLH2}		All All	3.0 V	9	1.0	15.0	
					10, 11	1.0	16.5	
	<u>10</u> /		All All	4.5 V	9	1.5	11.0	
					10, 11	1.5	13.0	1
see footnotes at end	of table.							
	STANDA	ARD	SIZE				E000 07	700
MICRO	CIRCUIT	DRAWING	A				5962-87	02
		NTER COLUMBUS		1				

Test and MIL-STD-883	Symbol	Test conditions $2/3/$ -55°C \leq T _C \leq +125°C	Device type	V _{CC}	Group A subgroups	Limi	ts <u>4</u> /	Unit
test method <u>1</u> /		+3.0 V \leq V_{CC} \leq +5.5 V unless otherwise specified	and Device class		-	Min	Max	
Propagation delay time, E2 to On	t _{PHL3}	$C_L = 50 \text{ pF} \text{ minimum}$ $R_L = 500\Omega$	All All	3.0 V	9	1.0	13.5	ns
3003					10, 11	1.0	15.5	
			All All	4.5 V	9	1.5	10.5	
					10, 11	1.5	12.0	
	t _{PLH3}		All All	3.0 V	9	1.0	15.0	
					10, 11	1.0	16.5	
	<u>10</u> /		All All	4.5 V	9	1.5	11.0	
					10, 11	1.5	13.0	
Propagation delay time, E3 to On	t _{PHL4}	$C_L = 50 \text{ pF} \text{ minimum}$ $R_L = 500\Omega$	All All	3.0 V	9	1.0	13.0	ns
3003	<u>10</u> /	See figure 4			10, 11	1.0	15.0	
			All All	4.5 V	9	1.5	9.0	
					10, 11	1.5	11.0	
	t _{PLH4}		All All	3.0 V	9	1.0	15.5	
					10, 11	1.0	17.0	
	<u>10</u> /		All All	4.5 V	9	1.5	11.5	
					10, 11	1.5	13.5	
<u>1</u> / For tests not listed herein.	ed in the re	eferenced MIL-STD-883, [e.g. V _{IH} , V _I	L], utilize the	e genera	l test procedu	re under	the cond	tions
		cable, shall be tested at the specified minals not designated shall be high l						

a. V_{IC} (pos) tests, the GND terminal can be open. T_C = +25°C.

b. V_{IC} (neg) tests, the V_{CC} terminal shall be open. $T_C = +25^{\circ}C$.

c. All I_{CC} tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.

- $\underline{3}$ / RHA parts for device type 01 supplied to this drawing have been characterized through all levels M, D, P, L, R, and F of irradiation. However, this device is only tested at the 'F' level. Pre and Post irradiation values are identical unless otherwise specified in Table IA. When performing post irradiation electrical measurements for any RHA level, $T_A = +25^{\circ}C$.
- $\underline{4}$ / For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table IA, as applicable, at 3.0 V $\leq V_{CC} \leq 3.6$ V and 4.5 V $\leq V_{CC} \leq 5.5$ V.
- 5/ The V_{OH} and V_{OL} tests shall be tested at V_{CC} = 3.0 V and 4.5 V. The V_{OH} and V_{OL} tests are guaranteed, if not tested, for other values of V_{CC}. Limits shown apply to operation at V_{CC} = 3.3 V ±0.3 V and V_{CC} = 5.0 V ±0.5 V. Tests with input current at +50 mA or -50 mA are performed on only one input at a time with duration not to exceed 10 ms. Transmission driving tests may be performed using V_{IN} = V_{CC} or GND. When V_{IN} = V_{CC} or GND is used, the test is guaranteed for V_{IN} = V_{IH} minimum and V_{IL} maximum.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87622
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	8

TABLE IA. Electrical performance characteristics - Continued.

- 6/ The V_{IH} and V_{IL} tests are not required if applied as forcing functions for V_{OH} and V_{OL} tests.
- <u>7</u>/ The maximum limit for this parameter at 100 krads (Si) is 4 μ A.
- $\underline{8}$ / Power dissipation capacitance (C_{PD}) determines both the power consumption (P_D) and dynamic current consumption (I_s). Where:

$$P_{D} = (C_{PD} + C_{L}) (V_{CC} \times V_{CC})f + (I_{CC} \times V_{CC})$$

$$I_{D} = (C_{PD} + C_{L}) V_{CC}f + I_{CC}$$

 $I_{S} = (O_{PD} + O_{L}) v_{CC} + I_{CC}$ f is the frequency of the input signal and C_{L} is the external output load capacitance.

- 9' Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. For V_{OUT} measurements, L $\leq 0.3V_{CC}$ and H $\geq 0.7V_{CC}$.
- $\frac{10}{V_{CC}} = 3.6 \text{ V}$ are equal to the limits at V_{CC} = 4.5 V and guaranteed by testing at V_{CC} = 4.5 V. AC limits at V_{CC} = 3.6 V are equal to limits at V_{CC} = 3.0 V and guaranteed by testing at V_{CC} = 3.0 V. Minimum ac limits for V_{CC} = 5.5 V and V_{CC} = 3.6 V shall be guaranteed to be no more than 0.5 ns less than those specified at V_{CC} = 4.5 V and V_{CC} = 3.0 V, respectively, in table IA herein. For propagation delay tests, all paths must be tested.

Device type	SEP	T_{C} = temperature ±10°C	V _{cc}	Effective LET

+25°C

TABLE IB. SEP test limits. 1/ 2/

1/ For SEP test conditions, see 4.4.4.2 herein.

SEL and SEU

01

2/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.

3.6 V and 5.5 V

 \geq 93 MeV-cm²/mg

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87622
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	9

Device type	0	1
Case outlines	E, F, and X	2
Terminal number	Termina	l symbol
1	A0	NC
2	A1	A0
3	A2	A1
4	Ē1	A2
5	Ē2	Ē1
6	E3	NC
7	Ō7	Ē2
8	GND	E3
9	$\overline{O}6$	Ō7
10	Ō5	GND
11	Ō4	NC
12	Ō3	$\overline{O}6$
13	Ō2	Ō5
14	Ō1	Ō4
15	Ō0	Ō3
16	V _{cc}	NC
17		Ō2
18		Ō1
19		Ō0
20		V _{CC}

NC = No connection.

FIGURE 1. Terminal connections.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87622	
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 10	
CC EORM 2324				_


	Inputs							Out	puts				
Ē1	Ē2	E3	A0	A1	A2	Ō0	Ō1	Ō2	Ō3	Ō4	$\overline{O}5$	Ō6	Ō7
H X X	X H X	X X L	X X X	X X X	X X X	H H H	H H H	H H H	H H H	H H H	H H H	H H H	H H H
L L L	L L L	H H H H	L H L H	L L H H	L L L	L H H H	H L H H	H H L H	H H L	H H H	H H H	H H H	H H H H
	L L L	H H H	L H L H	L L H H	H H H	H H H	H H H	H H H	H H H	L H H	H L H H	H H L H	H H L

H = High voltage level L = Low voltage level X = Immaterial

FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87622
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	11





4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87622	1
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 14	

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table IA)	(in acco	ogroups rdance with 8535, table IIB)
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>2/, 3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	<u>3</u> / 1, 2, 3, 7,8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

 <u>1</u>/ PDA applies to subgroup 1.
 <u>2</u>/ PDA applies to subgroups 1, 7, and deltas.
 <u>3</u>/ Delta limits, as specified in table IIB, shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters.

TABLE IIB. Burn-in and operating life test, delta parameters (+25°C). 1/

Parameter <u>2</u> /	Symbol	Delta limits
Quiescent current	I _{CCH} , I _{CCL}	±300 nA
Input current low level	I _{IL}	±20 nA
Input current high level	I _{IH}	±20 nA
Output voltage low level (V_{CC} = 5.5 V, I_{OL} = 24 mA)	V _{OL}	±0.04 V
Output voltage high level (V_{CC} = 5.5 V, I_{OH} = -24 mA)	V _{OH}	±0.2 V

1/ This table is representation of what vendor CAGE F8859 has experienced and is guaranteed and not meant to be construed as a quality assurance requirement for any other vendor.

2/ These parameters shall be recorded before and after the required burn-in and life tests to determine the delta limits.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-876	522
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 1	15

4.4.1 Group A inspection.

a. Tests shall be as specified in table IIA herein.

- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C_{IN} and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table IA herein. For C_{IN} and C_{PD}, test all applicable pins on five devices with zero failures.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
- b. $T_A = +125^{\circ}C$, minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the post irradiation end-point electrical parameter limits as defined in table IA at T_A = +25°C +5°C, after exposure, to the subgroups specified in table IIA herein.

4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019, condition A and as specified herein. Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization. Devices shall be biased as follows:

Inputs tested high, V_{CC} = 5.5 V dc ±5%, V_{IN} = 5.0 V dc +10%, R_{IN} = 1 k Ω ±20%, and all outputs are open.

Inputs tested low, V_{CC} = 5.5 V dc ±5%, V_{IN} = 0.0 V dc, R_{IN} = 1 k Ω ±20%, and all outputs are open.

4.4.4.1.1 <u>Accelerated annealing test</u>. Accelerated annealing tests shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limit at 25°C ±5°C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87622
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	16

4.4.4.2 <u>Single event phenomena (SEP)</u>. When specified in the purchase order or contract, SEP testing shall be required on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:

- a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. $0^{\circ} \le angle \le 60^{\circ}$). No shadowing of the ion beam due to fixturing or package related effects is allowed.
- b. The fluence shall be ≥ 100 errors or $\geq 10^7$ ions/cm².
- c. The flux shall be between 10² and 10⁵ ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
- d. The particle range shall be ≥ 20 microns in silicon.
- e. The upset test temperature shall be +25°C and the latchup test temperature is maximum rated operating temperature $\pm 10^{\circ}$ C.
- f. Bias conditions shall be defined by the manufacturer for latchup measurements.
- g. For SEP test limits, see table IB herein.
- 4.5 Methods of inspection. Methods of inspection shall be specified as follows:

4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA , P.O. Box 3990, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87622
		REVISION LEVEL E	SHEET 17

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

6.7 <u>Additional information</u>. When specified in the purchase order or contract, a copy of the following additional data shall be supplied.


- a. RHA upset levels.
- b. Test conditions (SEP).
- c. Number of upsets (SEP).
- d. Number of transients (SEP).
- e. Occurrence of latch-up (SEP).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87622	2
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 18	
				-

A.1 SCOPE

A.1.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QM plan for use in monolithic microcircuits, multi-chip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device class V) are reflected in the Part or Identification Number (PIN). When available, a choice of Radiation Hardiness Assurance (RHA) levels are reflected in the PIN.

A.1.2 <u>PIN</u>. The PIN is as shown in the following example:



A.1.2.1 <u>RHA designator</u>. Device classes Q and V RHA identified die meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.

A.1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54AC138	1-of-8 decoder/demultiplexer

A.1.2.3 <u>Device class designator</u>. Device class Q designator will not be included in the PIN and will not be marked on the device since the device class designator has been added after the original issuance of this drawing.

Device class

Device requirements documentation

Q or V

Certification and qualification to the die requirements of MIL-PRF-38535

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87622	
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 19	

A.1.2.4 <u>Die details</u>. The die details designation is a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

A.1.2.4.1 Die physical dimensions.

<u>Die type</u>	Figure number
01	A-1
A.1.2.4.2 Die bonding pad locations and electrical functions.	
<u>Die type</u>	Figure number
01	A-1
A.1.2.4.3 Interface materials.	
<u>Die type</u>	Figure number
01	A-1
A.1.2.4.4 Assembly related information.	
<u>Die type</u>	Figure number
01	A-1

A.1.3 Absolute maximum ratings. See paragraph 1.3 herein for details.

A.1.4 <u>Recommended operating conditions</u>. See paragraph 1.4 herein for details.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-8762	22
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 20	0

A.2. APPLICABLE DOCUMENTS

A.2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standard, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARD

MIL-STD-883 - Test Method Standard Microcircuits.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

A.2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

A.3 REQUIREMENTS

A.3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

A.3.2 <u>Design, construction and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein and the manufacturer's QM plan for device classes Q and V.

A.3.2.1 <u>Die physical dimensions</u>. The die physical dimensions shall be as specified in A.1.2.4.1 and on figure A-1.

A.3.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in A.1.2.4.2 and on figure A-1.

A.3.2.3 <u>Interface materials</u>. The interface materials for the die shall be as specified in A.1.2.4.3 and on figure A-1.

A.3.2.4 Assembly related information. The assembly related information shall be as specified in A.1.2.4.4 and on figure A-1.

A.3.2.5 <u>Truth table</u>. The truth table shall be as defined in paragraph 3.2.3 herein.

A.3.2.6 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be as defined in paragraph 3.2.6 herein.

A.3.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table IA of the body of this document.

A.3.4 <u>Electrical test requirements</u>. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table IA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87622
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	21

A.3.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in A.1.2 herein. The certification mark shall be a "QML" or "Q" as required by MIL-PRF-38535.

A.3.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see A.6.4 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.

A.3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

A.4 VERIFICATION

A.4.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not affect the form, fit, or function as described herein.

A.4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum, it shall consist of:

- a. Wafer lot acceptance for class V product using the criteria defined in MIL-STD-883, method 5007.
- b. 100% wafer probe (see paragraph A.3.4 herein).
- c. 100% internal visual inspection to the applicable class Q or V criteria defined in MIL-STD-883, method 2010 or the alternate procedures allowed in MIL-STD-883, method 5004.

A.4.3 Conformance inspection.

A.4.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see A.3.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table II herein. Group E tests and conditions are as specified in paragraphs 4.4.4 herein.

A.5 DIE CARRIER

A.5.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

A.6 NOTES

A.6.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications, and logistics purposes.

A.6.2 <u>Comments</u>. Comments on this appendix should be directed to DSCC-VA, Columbus, Ohio, 43218-3990 or telephone (614) 692-0547.

A.6.3 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

A.6.4 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see A.3.6 herein) to DSCC-VA and have agreed to this drawing.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87622
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 22

Die physical dimensions.

Die size: 2171 x 1981 μm

Die thickness: 285 $\pm 25~\mu m$

Die bonding pad locations and electrical functions.



Interface materials.

Top metallization:	Al Si Cu	0.85 μm
Backside metallization:	None	
Glassivation.		
Type: Thickness:	P. Vapox + Nitrio 5000Å – 7000Å	de A
Substrate:	Silicon	
Assembly related information.		
Substrate potential:	Floating or tied t	o GND
Special assembly instructions:	Bond pad #16 (\	/ _{CC}) first

FIGURE A-1 – Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87622
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 24

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 07-03-07

Approved sources of supply for SMD 5962-87622 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8762201EA	0C7V7	54AC138DMQB
5962-8762201FA	27014 0C7V7	54AC138FMQB 54AC138FMQB
5962-87622012A	27014 0C7V7	54AC138LMQB 54AC138LMQB
5962-8762201XA	<u>3</u> /	54AC138K02Q
5962-8762201XC	<u>3</u> /	54AC138K01Q
5962-8762201VXA	<u>3</u> /	54AC138K02V
5962-8762201VXC	<u>3</u> /	54AC138K01V
5962F8762201EA	F8859	RHFAC138D04Q
5962F8762201EC	F8859	RHFAC138D03Q
5962F8762201XA	F8859	RHFAC138K02Q
5962F8762201XC	F8859	RHFAC138K01Q
5962F8762201VEA	F8859	RHFAC138D04V
5962F8762201VEC	F8859	RHFAC138D03V
5962F8762201VXA	F8859	RHFAC138K02V
5962F8762201VXC	F8859	RHFAC138K01V
5962F8762201V9A	F8859	AC138DIE2V

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

3/ Not available from an approved source of supply.

Vendor CAGE number	Vendor name and address
27014	National Semiconductor 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090
F8859	ST Microelectronics 3 rue de Suisse CS 60816 35208 RENNES cedex2-FRANCE
0C7V7	QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Encoders, Decoders, Multiplexers & Demultiplexers category:

Click to view products by E2v manufacturer:

Other Similar products are found below :

M38510/01406BEA MC74HC163ADTG 74HC253N HMC854LC5TR NLV74VHC1G01DFT1G NLVHC4851ADTR2G NLVHCT4851ADTR2G PI3B33X257BE M74HCT4052ADTR2G M74VHC1GT04DFT3G TC74AC138P(F) MC74LVX4051MNTWG HMC855LC5TR NLV14028BDR2G NLV14051BDR2G NLV74HC238ADTR2G 715428X COMX-CAR-210 5962-8607001EA 5962-8756601EA MAX3783UCM+D PI5C3253QEX 8CA3052APGGI8 TC74HC4051AF(EL,F) TC74VHC138F(EL,K,F PI3B3251LE PI5C3309UEX PI5C3251QEX PI3B3251QE 74VHC4052AFT(BJ) PI3PCIE3415AZHEX NLV74HC4851AMNTWG MC74LVX257DG M74HC151YRM13TR M74HC151YTTR PI5USB31213XEAEX M74HCT4851ADWR2G XD74LS154 AP4373AW5-7-01 QS3VH251QG8 QS4A201QG HCS301T-ISN HCS500-I/SM MC74HC151ADTG TC4066BP(N,F) 74ACT11139PWR HMC728LC3CTR 74VHC238FT(BJ) 74VHC4066AFT(BJ) 74VHCT138AFT(BJ)