
						REVI	SIONS										
LTR			DES	SCRIPTI	DN					DA	ATE (Y	R-MO-I	DA)		APPF	ROVED	
A	Add vendor CA Technical chang							outline	S.		89-0)3-28		D. M	. Cool		
В	Update boilerpla throughout. – L		-PRF-3853	35 requir	ements	. Edito	rial cha	nges			03-08-22 Thomas M. Hess						
С	Add footnote <u>5</u> / Update boilerpla - LTG									10-01-14			Thomas M. Hess				
D	Add footnote <u>7</u> / for total power supply current (I _{cc}) in table I. Update boilerplate paragraphs to the current MIL-PRF-38535 requirement - MAA					ts.	10-12-28 Thoma			nas M.	Hess						
REV																	
SHEET																	
REV						_											
SHEET						_											
REV STATUS		RE\		D	D	D	D	D	D	D	D	D	D	D	D		
OF SHEETS		SHE		1	2	3	4	5	6	7	8	9	10	11	12		
PMIC N/A		PRE	PARED B Monic	Y ca L. Poe	lking) MAF				
MICRO	NDARD DCIRCUIT	CHE	CKED BY Ra	ay Monni	n			COLUMBUS, OHIO 43218-3990 http://www.dscc.dla.mil									
	AWING	APP	ROVED B	Y													
	NG IS AVAILABLE		D	0. M. Coo	l												.
	SE BY ALL RTMENTS	DRA	WING API	PROVAL	DATE			VERT IREE-									ΙH
AND AGE	NCIES OF THE NT OF DEFENSE			7-11-03												ULL	
AM	SC N/A	REV	ISION LE	VEL D				ize A		GE CC			į	5962-	8765	5	
									SF	IEET		1 0	F 12				

I. SCOPE	1.	SCOPE
----------	----	-------

1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 Device type(s). The device type(s) identify the circuit function as follows:

Device type	<u>Generic number</u>	Circuit function
01	54FCT240	Inverting octal line driver/buffer with three-state, TTL compatible inputs
02	54FCT240A	Inverting octal line driver/buffer with three-state, TTL compatible inputs

1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
S	GDFP2-F20 or CDFP3-F20	20	Flat pack
2	CQCC1-N20	20	Square leadless chip carrier

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

1.3 Absolute maximum ratings. 1/

Supply voltage range	0.5 V dc to +6.0 V dc
Input voltage range	
Output voltage range	-0.5 V dc to V _{CC} + 0.5 V dc
DC input diode current (I _{IK})	20 mA
DC output diode current (I _{OK})	50 mA
DC output current	±100 mA
Maximum power dissipation (P _D) 2/	500 mW
Thermal resistance, junction-to-case (θ_{JC})	See MIL-STD-1835
Storage temperature range	65°C to +150°C
Junction temperature (T _J)	
Lead temperature (soldering, 10 seconds)	+300°C

1.4 Recommended operating conditions.

Supply voltage range (V _{CC})	+4.5 V dc to +5.5 V dc
Maximum low level input voltage (VIL)	0.8 V dc
Minimum high level input voltage (VIH)	
Case operating temperature range (T _c)	-55°C to +125°C

 $\underline{1}/$ All voltages are referenced to GND. $\underline{2}/$ Must withstand the added P_D due to short circuit test; e.g., $I_{OS}.$

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87655
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 2

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at https://assist.daps.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.2 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.3 Truth table. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full (case or ambient) operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87655
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	3

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change</u>. Notification of change to DLA Land and Maritime-VA shall be required for any change that affects this drawing.

3.9 <u>Verification and review</u>. DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87655
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	4

Test	Symbol	$\begin{tabular}{c c c c c c c c c c c c c c c c c c c $		Limits		Unit		
			0 V dc ±10% rwise specified			Min	Мах	
High level output	V _{OH}	$V_{CC} = 4.5 V$	I _{OH} = -300 μA	All	1, 2, 3	4.3		V
voltage		V _{IL} = 0.8 V V _{IH} = 2.0 V	I _{OH} = -12 mA	All	1, 2, 3	2.4		
Low level output	V _{OL}	$V_{CC} = 4.5 V$	I _{OL} = +300 μA	All	1, 2, 3		0.2	V
voltage		V _{IL} = 0.8 V V _{IH} = 2.0 V	I _{OL} = +32 mA	All	1, 2, 3		0.5	
Input clamp voltage	VIK	$V_{CC} = 4.5 \text{ V}, \text{ I}_{IN} = -18 \text{ mA}$		All	1		-1.2	V
High level input current	I _{IH}	$V_{CC} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V}$		All	1, 2, 3		5.0	μΑ
Low level input current	Ι _{ΙL}	V_{CC} = 5.5 V, V_{IN} =	= GND	All	1, 2, 3		-5.0	μA
High impedance	I _{OZH}	$V_{CC} = 5.5 \text{ V}, \text{ V}_{IN} = 5.5 \text{ V}$		All	1, 2, 3		10	μΑ
output current	I _{OZL}	V_{CC} = 5.5 V, V_{IN} = GND		All	1, 2, 3		-10	
Short circuit output current	l _{os}	V _{CC} = 5.5 V <u>1</u> /		All	1, 2, 3	-60		mA
Quiescent power supply current (CMOS inputs)	Iccq	$\begin{array}{l} V_{\text{IN}} \leq 0.2 \text{ V or } V_{\text{IN}} \geq 5.3 \text{ V} \\ V_{\text{CC}} = 5.5 \text{ V} \\ f_i = 0 \text{ MHz} \end{array}$		All	1, 2, 3		1.5	mA
Quiescent power supply current (TTL inputs)	Δl _{CC}	$V_{CC} = 5.5 V$ $V_{IN} = 3.4 V 2/$	V _{CC} = 5.5 V		1, 2, 3		2.0	mA
Dynamic power supply current	I _{CCD}	$\label{eq:V_CC} \begin{array}{l} V_{CC} = 5.5 \ V \\ \hline \overline{OE} = GND \\ V_{IN} \geq 5.3 \ V \ or \ V_{IN} \leq 0.2 \ V \\ \hline One \ bit \ toggling \\ 50\% \ duty \ cycle \\ \hline Output \ open \end{array}$		All	<u>3</u> /		0.25	mA/ MHz
Total power supply current <u>4/5/7</u> /	I _{CC}	$V_{CC} = 5.5 V$ Outputs open $\overline{OE} = GND$ One bit toggling	$\label{eq:VIN} \begin{array}{c} V_{\text{IN}} \geq 5.3 \text{ V} \\ \text{or} \\ V_{\text{IN}} \leq 0.2 \text{ V} \end{array}$	All	1, 2, 3		4.0	mA
		50% duty cycle $f_i = 10$ MHz	$V_{\text{IN}} \ge 3.4 \text{ V}$ or $V_{\text{IN}} = GND$	All	1, 2, 3		4.8	mA

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87655
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 5

TABLE I. Electrical performance characteristics – Continued.								
Test Symbol		Test conditions -55°C \leq T _C \leq +125°C	Device Group A type subgroups		Limits		Unit	
		V_{CC} = 5.0 V dc ±10% unless otherwise specified			Min	Max		
Input capacitance	C _{IN}	See 4.3.1c	All	4		10	pF	
Output capacitance	COUT	See 4.3.1c	All	4		12	pF	
Functional tests		See 4.3.1d	All	7, 8				
Propagation delay time,	t _{PLH} ,	C _L = 50 pF ±10%	01	9, 10, 11	1.5	9.0	ns	
D_n to \overline{On}	t _{PHL}	$R_L = 500\Omega \pm 5\%$ See figure 4 6/	02	9, 10, 11	1.5	5.1		
Output enable time,	t _{PZH} ,	See ligure 4 <u>o</u> /	01	9, 10, 11	1.5	10.5	ns	
\overline{OE}_n to \overline{On}	t _{PZL}		02	9, 10, 11	1.5	6.5		
Output disable time,	t _{PHZ} ,		01	9, 10, 11	1.5	12.5	ns	
\overline{OE}_n to \overline{On}	t _{PLZ}		02	9, 10, 11	1.5	5.9		

1/ Not more than one output should be shorted at one time, and the duration of the short circuit condition should not exceed one second.

- $\underline{2}$ / TTL driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND.
- 3/ This parameter is not directly testable, but is derived for use in total power supply calculations.
- $\begin{array}{l} \underline{4} / \ I_{CC} = I_{CCQ} + (\Delta I_{CC} \ x \ D_H \ x \ N_T) + (I_{CCD} \ x \ f_I \ x \ N_I) \\ Where: \qquad D_H = Duty \ cycle \ for \ TTL \ inputs \ high. \end{array}$
 - N_T = Number of TTL inputs at D_H.
 - f_{I} = Input frequency in MHz.
 - N_I = Number of inputs at f_I .
- 5/ For I_{CC} test in an ATE environment, the effect of parasitic output capacitive loading from the test environment must be taken into account, as its effect is not intended to be included in the test results. The impact must be characterized and appropriate offset factors must be applied to the test result.
- 6/ The minimum limits are guaranteed, if not tested, to the specified limits.
- $\underline{7}$ The Supplier/ Vendor (cage code 0C7V7) devices meet total power supply current limit, lcc = 5.5 mA at V_{IN} \ge 5.3 V or V_{IN} \le 0.2 V, and lcc = 6.0 mA at V_{IN} \ge 3.4 V or V_{IN} = GND; although table I stated lcc = 4.0 mA and 4.8 mA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87655
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	6

Device types	01 and 02
Case outlines	R, S, and 2
Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20	\overline{OE}_A DA_0 \overline{OB}_0 DA_1 \overline{OB}_1 DA_2 \overline{OB}_2 DA_3 \overline{OB}_3 GND DB_3 \overline{OA}_3 DB_2 \overline{OA}_2 DB_1 \overline{OA}_1 DB_0 \overline{OA}_0 \overline{OE}_B V_{CC}

FIGURE 1. Terminal connections.

Device types 01 and 02		
Inputs		Output
$\overline{\text{OE}}_{A}, \overline{\text{OE}}_{B}$	DA_n, DB_n	$\overline{OA}_n, \overline{OB}_n$
L	L	Н
L	Н	L
Н	Х	Z

L = Low voltage level H = High voltage level X = Irrelevant Z = High impedance state

FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87655
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	7

DEVICE TYPES 01 AND 02






FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87655
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	8



PROPAGATION DELAY






NOTES:

- 1. Diagram shown for input control enable low and input control disable high.
- 2. Pulse generator for all pulses: $t_f \le 2.5$ ns, $t_r \le 2.5$ ns.

FIGURE 4. Switching waveforms and test circuit.			
STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87655
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 9



Switch position

Test	Switch
t _{PLZ}	Closed
t _{PZL}	Closed
All other	Open

NOTES:

- 1. $R_L = 500\Omega$.
- 2. $C_L = 50 \text{ pF}$; load capacitance includes jig and probe capacitance. 3. $R_T = Termination$ resistance should be equal to Z_{OUT} of pulse generators.

FIGURE 4. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87655
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	10

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

MIL-STD-883 test requirements	Subgroups
	(in accordance with
	MIL-STD-883, method 5005,
	table I)
Interim electrical parameters	
(method 5004)	
Final electrical test parameters	1*, 2, 3, 7, 8, 9, 10, 11
(method 5004)	
Group A test requirements	1, 2, 3, 4, 7, 8, 9, 10, 11
(method 5005)	
Groups C and D end-point	1, 2, 3, 7, 9
electrical parameters	
(method 5005)	

TABLE II. Electrical test requirements.

* PDA applies to subgroup 1.

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

- 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (C_{IN} measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance. Test all applicable pins on five devices with zero failures.
 - d. Subgroups 7 and 8 shall include verification of the truth table as specified on figure 2 herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87655
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	11

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime, when a system application requires configuration control and the applicable SMD. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DLA Land and Maritime -VA, telephone (614) 692-0544.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime -VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime -VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87655
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	12

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 10-12-28

Approved sources of supply for SMD 5962-87655 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8765501RA	0C7V7	54FCT240DMQB
5962-8765501SA	0C7V7	54FCT240FMQB
5962-87655012A	0C7V7	54FCT240LMQB
5962-8765502RA	<u>3</u> /	IDT54FCT240ADB
5962-8765502SA	<u>3</u> /	IDT54FCT240AEB
5962-87655022A	<u>3</u> /	IDT54FCT240ALB

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE number Vendor name and address

0C7V7

QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Buffers & Line Drivers category:

Click to view products by E2v manufacturer:

Other Similar products are found below :

5962-9217601MSA 634810D 875140G HEF4022BP HEF4043BP NL17SG125DFT2G NL17SZ126P5T5G NLU1GT126CMUTCG NLU3G16AMX1TCG NLV27WZ125USG MC74HCT365ADTR2G BCM6306KMLG 54FCT240CTDB Le87401NQC Le87402MQC 028192B 042140C 051117G 070519XB 065312DB 091056E 098456D NL17SG07DFT2G NL17SG17DFT2G NL17SG34DFT2G NL17SZ07P5T5G NL17SZ125P5T5G NLU1GT126AMUTCG NLV27WZ16DFT2G 5962-8982101PA 5962-9052201PA 74LVC07ADR2G MC74VHC1G125DFT1G NL17SH17P5T5G NL17SZ125CMUTCG NLV17SZ07DFT2G NLV37WZ17USG NLVHCT244ADTR2G NC7WZ17FHX 74HCT126T14-13 NL17SH125P5T5G NLV14049UBDTR2G NLV37WZ07USG 74VHC541FT(BE) RHFAC244K1 74LVC1G17FW4-7 74LVC1G126FZ4-7 BCM6302KMLG 74LVC1G07FZ4-7 74LVC1G125FW4-7