
										ONS										
LTR					D	ESCRI	IPTION	I					DA	TE (YF	R-MO-I	DA)		APPF	ROVED	
A	Add device type 02. Add vendor CAGE 01295. Change to one number format. Add ground bounce and latch-up immunity tes substitution statement. Changes to table I. Editorial correction jak					sts. Ad	d 10.1			92-07-09 Monica L. Poelk			Poelkin	9						
В	Chang	inge in accordance with NOR 5962-R042-93 - tjr					92-12-29		Monica L. Poelking		9									
С	Chang	je in ac	cordan	ce with	NOR 5	5962-R	196-95	i – jak						95-0	9-13		Monica L. Poelking		9	
D	radiati	on feati	rice type 03. Add vendor CAGE F8859. Add case outlines X. Add n features for device type 01. Update boilerplate to MIL-PRF-3853 nents jak								02-1	2-18		Thomas M. Hess						
E	to inclu	Add radiation features for device type 03 in section 1.5. Update the boilerplate 05-03-15 Thomas M. Hess o include radiation hardness assured requirements for device type 03. Editorial hanges throughout jak						Hess												
F				o currer Issuran								-		07-0)5-25		Thor	nas M.	Hess	
REV SHEET REV SHEET	F 15	F 16	F 17	F 18	F 19	F 20	F 21	F 22	F 23	F 24	F 25	F 26	F 27	F 28	F 29	F 30	F 31	F 32		
SHEET REV SHEET REV STATU	15 S	-	-	18 REV	19	-	21 F	22 F	23 F	24 F	25 F	26 F	27 F	28 F	29 F	30 F	31 F	32 F	F	F
SHEET REV SHEET	15 S	-	-	18 REV SHE	19	20	21 F 1	22	23	24	25 F 5	26 F 6	27 F 7	28 F 8	29 F 9	30 F 10	31 F 11	32 F 12	13	F 14
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A	15 S	16 RD CUIT	-	18 REV SHE PREI	19 ET	20) BY Greg BY	21 F 1	22 F 2	23 F	24 F	25 F 5	26 F 6 EFEN	27 F 7 SE SI	28 F 8 JPPL BUS,	29 F 9 Y CE	30 F	31 F 11 COL 218-35	32 F 12	13	-
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A ST/ MICR DF THIS DRAW FOR DEP AND AG	ANDAF S COCIRC CAWIN USE BY PARTMEN ENCIES (16 RD CUIT G VAILAR ALL ITS OF THE	17 3LE	18 REV SHE PREI	19 ET PARED CKED	20 D BY Greg D. A. [D BY N. A.	21 F 1 Pitz	22 F 2	23 F	24 F 4 MIC OC	25 F DE	26 F 6 EFEN CC	27 F 7 SE SI DLUM http	28 F 8 JPPL BUS, s://ww	29 F 9 Y CE , OHIO /w.ds	30 F 10 NTER O 432 scc.dl	31 F 11 COL 218-39 a.mil	32 F 12 UMB 990	ius MOS,	14
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A ST/ MICR DF THIS DRAW FOR DEP AND AGI DEPARTM	15 S ANDAF COCIRC AVIN VING IS A USE BY PARTMEN ENCIES (ENT OF I	16 RD CUIT G VAILAR ALL ITS OF THE DEFEN	17 3LE	18 REV SHE PREI	19 ET PARED CKED	20 D BY Greg D. A. I D BY N. A. I	21 F 1 Pitz DiCenz Hauck	22 F 2	23 F	F 4 MIC OC OU	25 F DE	26 F 6 EFEN CC	27 F 7 SE SI DLUM http JIT, [NSCE TL C	28 F 8 JPPL BUS, ://ww DIGIT	29 F 9 Y CE , OHIO /w.ds /w.ds	30 F 10 NTER O 432 scc.dl	31 F 11 COL 218-39 a.mil	32 F 12 UMB 990	ius MOS,	14
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A ST/ MICR DF THIS DRAW FOR DEP AND AGI DEPARTM	ANDAF S COCIRC CAWIN USE BY PARTMEN ENCIES (16 RD CUIT G VAILAR ALL ITS OF THE DEFEN	17 3LE	18 REV SHE PREI CHE	19 PARED CKED ROVE	20 D BY Greg D. A. I D BY N. A. I	21 F 1 Pitz DiCenz Hauck DVAL D 18-06	22 F 2	23 F	24 F 4 MIC OC OU MO	25 F DE	26 F 6 EFEN CC CIRCU TRAN TS, T ITHIC CA	27 F 7 SE SI DLUM http JIT, [NSCE TL C	28 F 8 BUS, ://ww DIGIT IVEF OMP CON	29 F 9 Y CE , OHIO /w.ds /w.ds	30 F 10 NTER O 432 scc.dla	31 F 11 COL 218-39 a.mil	32 F 12 JUMB 990	II3 SUS MOS, ATE	14

1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes M, B, and Q) and space application (device classes S and V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 <u>PIN</u>. The PIN is as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes B, S, Q, and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device types</u>. The device types identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54ACT245	Octal transceiver with three-state outputs, TTL compatible inputs
02	54ACT11245	Octal transceiver with three-state outputs, TTL compatible inputs
03	54ACT245	Octal transceiver with three-state outputs, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
Μ	Vendor self-certification to the requirements for MIL-STD-883 compliant, non- JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
B, S, Q, or V	Certification and qualification to MIL-PRF-38535

1.2.4 Case outlines. The case outlines are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
S	GDFP2-F20 or CDFP3-F20	20	Flat pack
L	GDIP3-T24 or CDIP4-T24	24	Dual-in-line
Х	See figure 1	20	Flat pack
2	CQCC1-N20	20	Square leadless chip carrier
3	CQCC1-N28	28	Square leadless chip carrier

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes B, S, Q, and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87663
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 2

1.3 Absolute maximum ratings. 1/2/

	Supply voltage range (V _{CC})	0.5 V dc to +6.0 V dc
	DC input voltage (V _{IN})	
	DC output voltage range (V _{OUT})	0.5 V dc to V _{CC} + 0.5 V dc
	Clamp diode current (I _{IK} , I _{OK})	±20 mA
	DC output current (I _{OUT})	±50 mA
	DC V _{CC} or GND current (I _{CC} , I _{GND})	±200 mA 3/
	Storage temperature range (T _{STG})	
	Maximum power dissipation (P _D)	
	Lead temperature (soldering, 10 seconds):	
	Case outline X.	+260°C
	All other case outlines except case X	
	Thermal resistance, junction-to-case (θ_{JC})	
	Junction temperature (T _J)	
	Case operating temperature (T_c)	
1.4	Recommended operating conditions. 2/ 4/	
	Supply voltage range (V _{CC})	+4.5 V dc to +5.5 V dc
	Input voltage range (V _{IN})	+0.0 V dc to V _{CC}
	Output voltage range (V _{OUT})	
	Maximum low level input voltage (VIL):	
	V _{CC} = 4.5 V	0.8 V
	V _{CC} = 5.5 V	
	Minimum high level input voltage (V _{IH}):	
	V _{CC} = 4.5 V	2.0 V
	V _{CC} = 5.5 V	
	Case operating temperature range (T _c)	55°C to +125°C
	Input rise and fall rate (t_r and t_f) maximum:	
	V _{CC} = 4.5 V	10 ns/V
	V _{CC} = 5.5 V	8 ns/V
	Maximum high level output current (I _{OH})	24 mA
	Maximum low level output current (I _{OL})	24 mA
1.5	Radiation features.	
	Davies type 01:	
	Device type 01: Maximum total dose available (dose rate = 50 – 300 rads (Si)/s)	100 Krada (Si)
	Single Event Latch-up (SEL)	≥ 120 MeV-cm²/mg <u>5</u> /
	Device type 03:	
	Maximum total dose available (dose rate = 50 – 300 rads (Si)/s)	
	Single Event Latch-up (SEL)	≥ 93 MeV-cm²/mg <u>5</u> /
	resses above the absolute maximum rating may cause permanent damage to the c	
	aximum levels may degrade performance and affect reliability. The maximum junct	
	lowable short duration burn-in screening conditions in accordance with method 500	4 of MIL-STD-883.
	nless otherwise noted, all voltages are referenced to GND.	
	pr packages with multiple V_{CC} and GND pins, this value represents the maximum to	tal current flowing into or out of all V_{CC} or
	ND pins.	
	hless otherwise specified, the values listed above shall apply over the full V_{CC} and T mits are guaranteed by design or process, but not production tested unless specifie	

purchase order or contract.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87663
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 3

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

ELECTRONIC INDUSTRIES ALLIANCE (EIA)

EIA/JEDEC Standard No. 78	-	IC Latch-up Test
JEDEC Standard No. 20	-	Standard for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices.

(Copies of these documents are available online at http://www.jedec.org or from Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834.)

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of semiconductor Devices.

(Copies of these documents are available online at http://www.astm.org or from ASTM International, 100 Barr Harbor Drive, P.O. Box C700, West Conshohocken, PA 19428-2959).

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes B, S, Q, and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.1.1 Microcircuit die. For the requirements of microcircuit die, see appendix A to this document.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87663
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 4

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes B, S, Q, and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.4 and figure 1, herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 3.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 4.

3.2.5 <u>Ground bounce waveforms and test circuit</u>. The ground bounce waveforms and test circuit shall be as specified on figure 5.

3.2.6 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 6.

3.2.7 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing and acquiring activity upon request.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range. Test conditions for these specified characteristics and limits are as specified in table IA.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes B, S, Q, and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes B, S, Q, and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes B, S, Q, and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes B, S, Q, and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes B, S, Q, and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 37 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87663
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	5

Test and MIL-STD-883 test method <u>1</u> /	Symbol	$-55^{\circ}C \le T_{C} \le +12$ +4.5 V $\le V_{CC} \le +5$	$\begin{tabular}{ c c c c } \hline Test Conditions $\underline{2}/\underline{3}/$\\ -55^\circC \leq T_C \leq +125^\circC$ & Detection $$ +4.5$ V \leq V_{CC} \leq +5.5$ V$ & tyless otherwise specified $$ and $$ \end{tabular}$		V _{cc}	Group A subgroups	Limit	ts <u>5</u> /	Unit								
				class			Min	Max									
High level output voltage 3006	V _{ОН1} <u>6</u> /	For all inputs affecting under test, $V_{IN} = V_{IH}$, $V_{IH} = 2.0 V$ $V_{IL} = 0.8 V$ For all other inputs, $V_{IN} = V_{CC}$ or GND $I_{OH} = -50 \mu A$	All All	4.5 V	1, 2, 3	4.4		V									
	V _{OH2} <u>7</u> / <u>8</u> /	For all inputs affecting under test, $V_{IN} = V_{IH}$ $V_{IH} = 2.0 V$ $V_{IL} = 0.8 V$		All All	5.5 V	1, 2, 3	5.4										
		For all other inputs,	М	01		1	5.4										
		V _{IN} = V _{CC} or GND I _{OH} = -50 μA	D	B, S, Q, V			5.4										
			P, L, R				5.4										
	V _{OH3} <u>7</u> / <u>8</u> /			For all inputs affecting under test, $V_{IN} = V_{IH}$ $V_{IH} = 2.0 V$ $V_{IL} = 0.8 V$		All All	4.5 V	1, 2, 3	3.7								
										For all other inputs,	М	01		1	3.7		
		V _{IN} = V _{CC} or GND I _{OH} = -24 mA	D	B, S, Q, V			3.7										
												P, L, R				3.7	
	V _{OH4} <u>6</u> /	For all inputs affecting under test, $V_{IN} = V_{IH}$, $V_{IH} = 2.0 V$ $V_{IL} = 0.8 V$ For all other inputs, $V_{IN} = V_{CC}$ or GND $I_{OH} = -24 \text{ mA}$		All All	5.5 V	1, 2, 3	4.7										
	$ \begin{array}{c c} V_{OH5} \\ \underline{7}/\underline{8}/ \\ \underline{9}/ \\ \end{array} \begin{array}{c} \text{For all inputs affect} \\ \text{under test, } V_{IN} = 1 \\ V_{IH} = 2.0 \text{ V} \\ V_{IL} = 0.8 \text{ V} \\ \text{For all other inputs} \end{array} $	<u>7/ 8</u> /	<u>7/8/</u>	<u>7/8/</u>	<u>7/ 8</u> /	<u>7/ 8</u> /	<u>7/8/</u>	<u>7/8/</u>	<u>7/8/</u>	V _{IL} = 0.8 V		All All	5.5 V	1, 2, 3	3.85		
		For all other inputs, $V_{IN} = V_{CC}$ or GND	М	01		1	3.85										
		$I_{OH} = -50 \text{ mA}$	D	B, S, Q, V			3.85		_								
			P, L, R				3.85										

SIZE

Α

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

		TABLE IA. <u>Electrica</u>	l performa	nce characteris	<u>stics</u> - C	ontinued.					
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test Conditions $_{-55^{\circ}C} \le T_{C} \le +12$ +4.5 V $\le V_{CC} \le +5$ unless otherwise sp	Device type <u>4</u> / and device	V _{cc}	Group A subgroups	Lim	its <u>5</u> /	Unit			
				class			Min	Max			
Low level output voltage 3007	V _{OL1} <u>6</u> /	For all inputs affecting under test, $V_{IN} = V_{IH} O$ $V_{IH} = 2.0 V$ $V_{IL} = 0.8 V$ For all other inputs, $V_{IN} = V_{CC}$ or GND $I_{OL} = 50 \mu A$		All All	4.5 V	1, 2, 3		0.1	V		
	V _{OL2} <u>7/8/</u>	For all inputs affecting under test, $V_{IN} = V_{IH} = V_{IH} = 2.0 V$ $V_{IL} = 0.8 V$		All All	5.5 V	1, 2, 3		0.1			
		For all other inputs,	М	01		1		0.1			
		$V_{IN} = V_{CC}$ or GND	D	B, S, Q, V				0.1			
		I _{OL} = 50 μA	P, L, R					0.1			
	V _{OL3}	For all inputs affecting		All	4.5 V	1, 3		0.4	-		
	<u>7/ 8</u> /	under test, $V_{IN} = V_{IH}$ $V_{IH} = 2.0 V$	or V _{IL}	B, S, Q, V	-	2		0.5	-		
		$V_{IL} = 0.8 V$		All		1		0.4	-		
	V _{OL4} <u>6</u> /			For all other inputs,		M	-	2, 3		0.5	
		$V_{IN} = V_{CC}$ or GND $I_{OL} = 24$ mA	M	01		1		0.4	-		
			D P, L, R	B, S, Q, V				0.4	-		
		For all inputs affecting under test, V _{IN} = V _{IH} (output	All	5.5 V	1, 3		0.4			
		<u>6</u> /	<u>6</u> /	$V_{IH} = 2.0 V$ $V_{II} = 0.8 V$		B, S, Q, V		2		0.5	
		For all other inputs, $V_{IN} = V_{CC}$ or GND		All		1		0.4			
	V _{OL5} <u>7/ 8/</u> <u>9</u> /	$I_{OL} = 24 \text{ mA}$		М		2, 3		0.5			
		under test, $V_{IN} = V_{IH}$ $V_{IH} = 2.0 V$ $V_{IL} = 0.8 V$	2.0 V 0.8 V		5.5 V	1, 2, 3		1.65			
					For all other inputs, $V_{IN} = V_{CC}$ or GND	М	01		1		1.65
		$I_{OL} = 50 \text{ mA}$	D	B, S, Q, V				1.65			
			P, L, R					1.65			
See footnotes at	end of table	<u>.</u>									
MIC		NDARD UIT DRAWING		SIZE A				5962-8	37663		
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990					REV	ISION LEVEL F		SHEET 7	,		

		TABLE IA. <u>Elect</u> i	rical performa	ance character	<u>istics</u> - C	Continued.			
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test Condition -55°C \leq T _C \leq + +4.5 V \leq V _{CC} \leq unless otherwise	·125°C +5.5 V	Device type <u>4</u> / and device	V _{cc}	Group A subgroups	Lim	its <u>5</u> /	Unit
				class			Min	Max	
Three-state	I _{OZH}	$\overline{OE} = V_{IH} \text{ or } V_{IL}$		All	5.5 V	1		0.6	μA
output leakage	<u>7/8/</u>	$V_{IH} = 2.0 V$		B, S, Q, V		2		11.0	
current high 3021	<u>10</u> /	$V_{IL} = 0.8 V$ For all other inputs		All		1		0.6	
0021		$V_{IN} = V_{CC}$ or GND	,	М		2, 3		11.0	
		V _{OUT} = 5.5 V	М	01		1		3.0	
			D	B, S, Q, V				10.0	
			P, L, R					20.0	
			M, D, P, L,	03				5.0	
			R, F	Q, V					
Three-state output leakage	I _{OZL}	OE = V _{IH} or V _{IL} V _{IH} = 2.0 V		All	5.5 V	1		-0.6	μA
current low	<u>7/8/</u>	$V_{\rm H} = 2.0 V$ $V_{\rm H} = 0.8 V$		B, S, Q, V	-	2		-11.0	
3020	<u>10</u> /	For all other inputs		All		1		-0.6	
		V _{IN} = V _{CC} or GND		М		2, 3		-11.0	
		V _{OUT} = GND	М	01		1		-3.0	
			D	B, S, Q, V				-10.0	
			P, L, R					-20.0	
			M, D, P, L, R, F	03 Q, V				-5.0	
Positive input	V _{IC+}	For input under tes		All	GND	1	0.4	1.5	V
clamp voltage	<u>v_{IC+}</u> <u>7/</u> 8/	$I_{\rm IN} = 1 \rm{mA}$	ι,	B, S, Q, V	OND	I	0.4	1.5	v
3022	<u> <u> </u></u>	$\eta_{\rm N} = 1.117$	М	01	-	1	0.4	1.5	
			D	B, S, Q, V			0.4	1.5	
			P, L, R	D, O, Q, I			0.4	1.5	
Negative input	V _{IC-}	For input under tes		All	OPEN	1	-0.4	-1.5	V
clamp voltage	<u>7/8</u> /	$I_{\rm IN} = -1 \rm{mA}$	-,	B, S, Q, V			••••		•
3022			М	01		1	-0.4	-1.5	
			D	B, S, Q, V			-0.4	-1.5	
			P, L, R				-0.4	-1.5	
Input current	I _{IH}	For input under tes	t,	All	5.5 V	1		0.1	μA
high	<u>7/</u> 8/	V _{IN} = V _{CC} For all other inputs		B, S, Q, V	-	2		1.0	
3010	<u>10</u> /	$V_{IN} = V_{CC}$ or GND		All		1		0.1	
				М	-	2, 3		1.0	
			М	01		1		0.1	
			D	B, S, Q, V				0.1	
			P, L, R					0.1	
See footnotes at end of table.									
міс		IDARD UIT DRAWING		SIZE A				5962-8	37663
		CENTER COLUMBU 0HIO 43218-3990	JS		RE	VISION LEVEL F		SHEET 8	

DSCC FORM 2234 APR 97

		TABLE IA. Electrical performa	nce characteristi	<u>cs</u> - Coi	ntinued.			
Test and MIL-STD-883 test method <u>1</u> /	Symbol	$\begin{array}{c} \mbox{Test Conditions} \ \underline{2}/\ \underline{3}/ \\ -55^\circ C \leq T_C \leq +125^\circ C \\ +4.5 \ V \leq V_{CC} \leq +5.5 \ V \\ \mbox{unless otherwise specified} \end{array}$	Device type <u>4</u> / and device class	V _{cc}	Group A subgroups	Limi	ts <u>5</u> /	Unit
						Min	Max	
Input current	١ _{١L}	For input under test,	All	5.5 V	1		-0.1	μA
low	<u>7/ 8</u> /	V _{IN} = GND	B, S, Q, V		2		-1.0	-
3009	<u>10</u> /	For all other inputs, V _{IN} = V _{CC} or GND	All		1		-0.1	
			М		2, 3		-1.0	
		М	01		1		-0.1	
		D	B, S, Q, V				-0.1	
		P, L, R					-0.1	
Control input capacitance 3012	C _{IN}	See 4.4.1c T _C = +25°C	All All	GND	4		10.0	pF
Input/output capacitance	C _{I/O}	See 4.4.1c T _C = +25°C	01, 03 All	5.5 V	4		15.0	pF
3012			02 All	5.0 V	4		24.0	
Power dissipation	C _{PD} <u>11</u> /	See 4.4.1c T _C = +25°C	01, 03 All	5.0 V	4		85.0	pF
capacitance			02 All	5.0 V	4		83.0	
Quiescent	ΔI_{CC}	For input under test,	01	5.5 V	3		1.6	mA
supply current delta, TTL	<u>7/</u> 8/	$V_{IN} = V_{CC} - 2.1 V$ For all other inputs,	B, S, Q, V		1, 2		1.0	
input levels	<u>12</u> /	$V_{IN} = V_{CC}$ or GND	03 Q, V		1, 2, 3		1.6	
			All M		1, 2, 3		1.6	
		М	01		1		1.6	
		D	B, S, Q, V				1.6	
		P, L, R					3.0	
Quiescent	I _{CCH}	OE = GND	All	5.5 V	1		2.0	μA
supply current, output high	<u>7</u> / <u>8</u> /	For all other inputs, V _{IN} = V _{CC} or GND	B, S, Q, V		2		40.0	
3005			All		1		8.0	
			М		2, 3		160.0	
		M	01		1		300.0	
		D	B, S, Q, V				1.0	mA
		P, L, R					3.0	
		M, D, P, L, R, F <u>13</u> /	= 03 Q, V				50	μA
See footnotes at e	nd of table.							
MICF	STAN		SIZE A				5962-87	7663
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990				REVIS	SION LEVEL F	Sł	HEET 9	

		TABLE IA	Electrical performa	nce characteris	<u>stics</u> - C	continued.			
Test and MIL-STD-883 test method <u>1</u> /	Symbol	-55°C : +4.5 V	pnditions $2/3/$ $\leq T_{C} \leq +125^{\circ}C$ $\leq V_{CC} \leq +5.5 V$ herwise specified	Device type <u>4</u> / and device	V _{cc}	Group A subgroups	Lim	its <u>5</u> /	Unit
				class			Min	Max	
Quiescent	I _{CCL}	OE = GND		All	5.5 V	1		2.0	μA
supply current, output low	<u>7/</u> 8/	For all other V _{IN} = V _{CC} o		B, S, Q, V		2		40.0	
3005		VIN - VCC C		All		1		8.0	
				М		2, 3		160.0	
			М	01		1		300.0	
			D	B, S, Q, V				1.0	mA
			P, L, R		-			3.0	
			M, D, P, L, R, F <u>13</u> /	03 Q, V				50	μΑ
Quiescent	I _{ccz}	$\overline{OE} = V_{CC}$		All	5.5 V	1		2.0	μA
supply current, outputs	<u>7/</u> 8/	For all other $V_{IN} = V_{CC} c$		B, S, Q, V	_	2		40.0	
three-state		VIN - VCC C		All		1		8.0	
3005			[М	_	2, 3		160.0	
			M	01		1		300.0	
			D	B, S, Q, V				1.0	mA
			P, L, R					3.0	
			M, D, P, L, R, F <u>13</u> /	03 Q, V				50	μA
Low level ground bounce noise	V _{GBL} <u>14</u> / <u>15</u> /	V _{LD} = 2.5 V I _{OL} = +24 m/ See figure 5		All B, S, Q, V	4.5 V	4		2000	mV
High level ground bounce noise	V _{GBH} <u>14</u> / <u>15</u> /	V _{LD} = 2.5 V I _{OH} = -24 m/ See figure 5		All B, S, Q, V	4.5 V	4		2000	mV
Latch-up input/ output over- voltage	I _{cc} (O/V1) <u>16</u> /	$\begin{array}{l} t_w \geq 100 \ \mu s, \\ 5 \ \mu s \leq t_r \leq 5 \\ 5 \ \mu s \leq t_f \leq 5 \\ V_{test} = 6.0 \ V \\ V_{CCQ} = 5.5 \ V \\ V_{over} = 10.5 \end{array}$	ms ms	All B, S, Q, V	5.5 V	2		200	mA
Latch-up input/ output positive over-current	I _{CC} (O/I1+) <u>16</u> /	$\begin{array}{l} t_{w} \geq 100 \ \mu s, \\ 5 \ \mu s \leq t_{r} \leq 5 \\ 5 \ \mu s \leq t_{f} \leq 5 \\ V_{test} = 6.0 \ V \\ V_{CCQ} = 5.5 \ V \\ I_{trigger} = +120 \end{array}$	$t_{cool} \ge t_w$ ms ms	All B, S, Q, V	5.5 V	2		200	mA
Latch-up input/ output negative over-current	I _{CC} (O/I1-) <u>16</u> /	$\begin{array}{l} t_{w} \geq 100 \ \mu s, \\ 5 \ \mu s \leq t_{r} \leq 5 \\ 5 \ \mu s \leq t_{f} \leq 5 \\ V_{test} = 6.0 \ V \\ V_{CCQ} = 5.5 \ V \\ I_{trigger} = -120 \end{array}$	$t_{cool} \ge t_w$ ms ms	All B, S, Q, V	5.5 V	2		200	mA
See footnotes at	end of table	9.							
	ROCIRC	NDARD UIT DRAW		SIZE A				5962-8	37663
		CENTER CO DHIO 43218-3			REV	ISION LEVEL F	;	SHEET 1()

		TABLE IA. Electrica	l performa	nce characteris	<u>stics</u> - C	ontinued.			
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test Conditions $-55^{\circ}C \le T_C \le +12$ +4.5 V $\le V_{CC} \le +12$ unless otherwise sp	25°C 5.5 V	Device type <u>4</u> / and device	V _{cc}	Group A subgroups	Limi	ts <u>5</u> /	Unit
				class			Min	Max	
Latch-up supply over-voltage	I _{cc} (O/V2) <u>16</u> /	$\begin{array}{l} t_w \geq 100 \ \mu s, \ t_{cool} \geq t_w \\ 5 \ \mu s \leq t_r \leq 5 \ ms \\ 5 \ \mu s \leq t_f \leq 5 \ ms \\ V_{test} = 6.0 \ V \\ V_{CCQ} = 5.5 \ V \\ V_{over} = 9.0 \ V \end{array}$		All B, S, Q, V	5.5 V	2		100	mA
Truth table test output voltage	<u>7/8/</u>	V _{IL} = 0.40 V V _{IH} = 2.40 V		All All	4.5 V	7, 8	L	Н	
3014	<u>17</u> /	Verify output V _{OUT} See 4.4.1		All M	5.5 V	7, 8	L	Н	
			М	01	4.5 V	7	L	н	
			D	B, S, Q, V	4.0 V	I	L	н	
			P, L, R	D, O, Q, V			L	н	
Propagation	t _{PHL} ,	C _L = 50 pF minimum		01	4.5 V	9, 11	1.0	8.0	ns
delay time, data	t _{PLH}	$R_1 = 500\Omega$		B, S, Q, V		10	1.0	10.0	
to output, An to Bn and Bn to An	<u>7/ 8</u> /	See figure 6		02	-	9, 11	1.0	9.2	
3003	<u>18</u> / <u>19</u> /			B, S, Q, V		10	1.0	10.6	
				03	4.5 V	9	1.0	8.5	ns
				All		10, 11	1.0	10.0	
				01		9	1.0	8.0	
				М	-	10, 11	1.0	10.0	
				02		9	1.0	9.2	
				М	-	10, 11	1.0	10.6	
			M	01		9	1.0	8.0	
			D	B, S, Q, V			1.0	8.0	
Dransastian		0 50 a 5 a si a i a i a i	P, L, R	04	4514	0.44	1.0	8.0	
Propagation delay time,	t _{PZH} ,	$C_L = 50 \text{ pF minimum}$ $R_1 = 500\Omega$			4.5 V	9, 11	1.0	10.0	ns
output enable,	t _{PZL} <u>7/8/</u>	See figure 6		B, S, Q, V	-	10	1.0	13.0	
OE to An or Bn 3003	<u>18</u> / <u>19</u> /			02 B, S, Q, V		9, 11 10	1.0 1.0	12.0 14.1	
				03	1	9	1.0	14.1	ns
				All		10, 11	1.0	13.0	
				01		9	1.0	10.0	
				M		10, 11	1.0	13.0	
				02	1	9	1.0	12.0	1
				М		10, 11	1.0	14.1	
			М	01		9	1.0	10.0	
			D	B, S, Q, V			1.0	10.0	
See footnotes at e	nd of table.		P, L, R				1.0	10.0	
				0175	1		1		
		IIT DRAWING		SIZE A				5962-8	37663
		CENTER COLUMBUS HIO 43218-3990			REV	ISION LEVEL F	2	SHEET 1'	1

		TABLE IA. Electrical perform	ance character	<u>istics</u> - (Continued.			
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test Conditions $2/3/$ -55°C \leq T _C \leq +125°C +4.5 V \leq V _{CC} \leq +5.5 V unless otherwise specified	Device type <u>4/</u> and device	V _{cc}	Group A subgroups	Limit	ts <u>5</u> /	Unit
			class			Min	Max	
Propagation	t _{PHZ} ,	C _L = 50 pF minimum,	01	4.5 V	9, 11	1.0	10.0	ns
delay time, output disable,	t _{PLZ}	$R_L = 500\Omega$,	B, S, Q, V		10	1.0	12.0	
\overline{OE} to An or Bn	<u>7/</u> 8/	See figure 6	02		9, 10	1.0	12.9	
3003	<u>18</u> / <u>19</u> /		B, S, Q, V		11	1.0	14.6	
			03	4.5 V	9	1.0	12.0	
			All		10, 11	1.0	13.0	
			01		9	1.0	10.0	
			М		10, 11	1.0	12.0	
			02		9	1.0	12.9	
			М		10, 11	1.0	14.6	
		M	01		9	1.0	10.0	
		D	B, S, Q, V			1.0	10.0	-
		P, L, R				1.0	10.0	

- 1/ For tests not listed in the referenced MIL-STD-883 (e.g. \(\Delta I_{CC}\)), utilize the general test procedure under the conditions listed herein. All inputs and outputs shall be tested, as applicable, to the tests in table IA herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature for the specified limits. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:
 - a. V_{IC} (pos) tests, the GND terminal can be open. $T_C = +25^{\circ}C$.
 - b. V_{IC} (neg) tests, the V_{CC} terminal shall be open. T_C = +25°C.
 - c. All I_{CC} and ΔI_{CC} tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ RHA parts for device type 01 of this drawing have been characterized through all levels M, D, P, L, and R of irradiation. However, these devices are only tested at the 'R' level. Pre and post irradiation values are identical unless otherwise specified in table IA. When performing post irradiation electrical measurements for any RHA level, T_A = +25°C.

RHA parts for device type 03 of this drawing have been characterized through all levels M, D, P, L, R, and F of irradiation. However, these devices are only tested at the 'F' level. Pre and post irradiation values are identical unless otherwise specified in table IA. When performing post irradiation electrical measurements for any RHA level, $T_A = +25^{\circ}C$.

- <u>4</u>/ The word "All" in the device type and device class column, means non-RHA limits for all device types and classes. M, D, P, L, R, and/or F in the conditions column are postirradiation limits for those device types and classes specified in the device type and device class column.
- 5/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87663
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	12

TABLE IA. E	lectrical	performance	characteristics	-	Continued.
-------------	-----------	-------------	-----------------	---	------------

- 6/ For device classes B, S, Q, and V, this test is guaranteed, if not tested, to the limits specified in table IA.
- 7/ RHA samples do not have to be tested at -55°C and +125°C prior to irradiation.
- <u>8</u>/ When performing post irradiation electrical measurements for RHA level, $T_A = +25^{\circ}C$. Limits shown are guaranteed at $T_A = +25^{\circ}C \pm 5^{\circ}C$.
- <u>9</u>/ Transmission driving tests are performed at V_{CC} = 5.5 V dc with a 2 ms duration maximum. This test may be performed using V_{IN} = V_{CC} or GND. When V_{IN} = V_{CC} or GND is used, the test is guaranteed for V_{IN} = 2.0 V or 0.8 V.
- <u>10</u>/ For I_{OZH} and I_{OZL} tests, three-state output conditions are required. For I/O pins, the I_{IH} and I_{IL} measurements shall not be directly performed. These measurements are included in the I_{OZH} and I_{OZL} limits, respectively.
- <u>11</u>/ Power dissipation capacitance (C_{PD}) determines the no load dynamic power consumption, $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC})f + (I_{CC} \times V_{CC})f + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC})$ and the dynamic current consumption, $I_S = (C_{PD} + C_L)V_{CC}f + I_{CC} + n \times d \times \Delta I_{CC}$. For both P_D and I_S , n is the number of device inputs at TTL levels, f is the frequency of the input signal, and d is the duty cycle of the input signal.
- <u>12</u>/ This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at $V_{IN} = V_{CC} 2.1 \text{ V}$ (alternate method). Classes B, S, Q, and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limits are equal to the number of inputs at a high TTL input level times the ΔI_{CC} maximum limits; and the preferred method and limits are guaranteed.
- <u>13</u>/ The maximum limit for this parameter at 100 krads(si) is 2.0 μ A.
- 14/ This test is for qualification only. Ground bounce tests are performed on a nonswitching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture with all outputs fully dc loaded (I_{OL} maximum and I_{OH} minimum = ±24 mA, for example) and 50 pF of load capacitance (see figure 5). The loads must be located as close as possible to the device output. Inputs are then conditioned with 1 MHz pulse ($t_r = t_f = 3.5 \pm 1.5 \text{ ns}$) switching simultaneously and in phase such that one output is forced low and all others (possible) are switched. The low level ground bounce noise is measured at the quiet output using a F.E.T. oscilloscope probe with at least 1 MΩ impedance. Measurement is taken from the peak of the largest positive pulse with respect to the nominal low level output voltage (figure 5). The device inputs are then conditioned such that the output under test is at a high nominal V_{OH} level. The high level ground bounce measurement is then measured from nominal V_{OH} level to the largest negative peak. This procedure is repeated such that all outputs are tested at a high and low level with a maximum number of outputs switching.
- 15/ When used in synchronous TTL compatible systems, ground bounce (V_{GBL} and V_{GBH}) = 2,000 mV can be a possible problem.
- <u>16</u>/ See EIA/JEDEC Standard No. 78 for electrically induced latch-up test methods and procedures. The values listed for I_{trigger} and V_{over} are to be accurate within ±5 percent.
- <u>17</u>/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. The input voltage levels have an allowable tolerance in accordance with MIL-STD-883 already incorporated. For outputs, L < 2.5 V, H \ge 2.5 V. Functional tests at V_{CC}= 4.5 V are worst case for RHA specified devices.
- <u>18</u>/ Device classes B, S, Q, and V are tested at V_{CC} = 4.5 V at T_C = +125°C for sample testing and at V_{CC} = 4.5 V at T_C = +25°C for screening. Other voltages of V_{CC} and temperatures are guaranteed, if not tested. See 4.4.1d.
- <u>19</u>/ AC limits at V_{CC} = 5.5 V are equal to the limits at V_{CC} = 4.5 V and guaranteed by testing at V_{CC} = 4.5 V. Minimum ac limits for V_{CC} = 5.5 V are 1.0 ns and guaranteed by guardbanding the V_{CC} = 4.5 V minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87663
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	13


TABLE IB.	SEP test limits.	<u>1</u> /	<u>2</u> /
-----------	------------------	------------	------------

Device type	SEP	T _C = temperature ±10°C	V _{cc}	Effective LET
01	SEL	+25°C	4.5 V and 5.5 V	\geq 120 MeV-cm ² /mg
03	SEL	+25°C	4.5 V and 5.5 V	\ge 93 MeV-cm ² /mg

<u>1</u>/ For SEP test conditions, see 4.4.5.2 herein.
 <u>2</u>/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87663
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 14

Case X



	Dimensions						
Symbol	Inch	es	Millimeters				
	Min	Max	Min	Max			
А	.045	.085	1.14	2.16			
b	.015	.019	0.38	0.48			
с	.003	.006	0.076	0.152			
D	.505	.515	12.83	13.08			
E	.275	.285	6.99	7.24			
е	.045	.055	1.14	1.40			
L	.250	.370	6.35	9.39			
Q	.010		0.25				
N	20)	2	0			

FIGURE 1. Case outlines.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87663
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 15
DSCC FORM 2234			

Device types	01, 03	02	
Case outlines	R, S, X, and 2	L	3
Terminal number	Т	erminal symbol	
	_		
1	T/R	A0	NC
2	A0	A1	V _{CC}
3	A1	A2	B3
4	A2	A3	B2
5	A3	GND	B1
6	A4	GND	B <u>0</u>
7	A5	GND	T/R
8	A6	GND	NC
9	A7	A4	A0
10	GND	A5	A1
11	B7	A6	A2
12	B6	A7 OE	A3
13	B5	OE	GND
14	B4	B7	GND
15	B3	B6	NC
16	B2	B5	GND
17	B1	B4	GND
18	В0	V _{CC}	A4
19	OE	V _{CC}	A5
20	V _{CC}	B3	A6
21		B2	A7
22		B1	NC
23		B0	OE
24		T/R	B7
25			B6
26			B5
27			B4
28			V _{cc}

NC = No connection

FIGURE 2. Terminal connections.


All device types		
Inputs		
OE	T/R	Output
LLH	L H X	Bus B data to Bus A Bus A data to Bus B High Z state


H = High voltage level L = Low voltage level X = Irrelevant Z = High impedance


NOTE: When \overline{OE} = H, all inputs and outputs are in the Z state.

FIGURE 3.	Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87663
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 16







4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes B, S, Q, and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A

4.2 <u>Screening</u>. For device classes B, S, Q, and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

- 4.2.1 Additional criteria for device classes M, B, and S.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Delete the sequence specified in 3.1.10 through 3.1.14 of method 5004 and substitute lines 1 through 7 test requirements of table IIA herein.
 - (4) For device class M, unless otherwise specified, the requirements for device class B in method 1015 of MIL-STD-883 shall be followed.
 - (5) Unless otherwise specified in the QM plan for static burn-in, device class B and S, test condition A, method 1015 of MIL-STD-883, test duration for each static test shall be 24 hours minimum for class S devices and in accordance with table IA of method 1015 for class B devices.
 - (a) For static burn-in I, all inputs shall be connected to GND. Outputs may be open or connected to $V_{CC}/2 \pm 0.5$ V. Resistors R1 are optional on both inputs and open outputs, and required on outputs connected to $V_{CC}/2 \pm 0.5$ V. R1 = 220 Ω to 47 k Ω .
 - (b) For static burn-in II, all inputs shall be connected through the R1 resistors to V_{CC}. Outputs may be open or connected to V_{CC}/2 \pm 0.5 V. Resistors R1 are optional in open outputs and required on outputs connected to V_{CC}/2 \pm 0.5 V. R1 = 220 Ω to 47 k Ω .
 - (c) $V_{CC} = 5.5 \text{ V} + 0.5 \text{ V}, -0.00 \text{ V}.$
 - (6) Unless otherwise specified in the QM plan for dynamic burn-in, device classes B and S, test condition D, method 1015 of MIL-STD-883, the following shall apply:
 - (a) Input resistors = 220Ω to 2 k $\Omega \pm 20$ percent.
 - (b) Output resistors = $220\Omega \pm 20$ percent.
 - (c) $V_{CC} = 5.5 \text{ V} + 0.5 \text{ V}, -0.00 \text{ V}.$

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87663
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	20

- (d) The output enable control pin(s) shall be connected through the resistors in parallel to V_{CC} or GND, as applicable, to enable the outputs. All other inputs shall be connected through the resistors in parallel to a common clock pulse (CP), as applicable. Outputs shall be connected through the resistors to V_{CC}/2 \pm 0.5 V.
- (e) CP = 25 kHz to 1 MHz square wave; duty cycle = 50 percent ±15 percent; V_{IH} = 4.5 V to V_{CC} , V_{IL} = 0 V ±0.5 V; t_r , $t_f \le 100$ ns.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. For class S devices, post dynamic burn-in, or class B devices, post static burn-in, electrical parameter measurements may, at the manufacturer's option, be performed separately or included in the final electrical parameter requirements.

Test requirements	Subgroups <u>1</u> / (in accordance with MIL-STD-883, method 5005, table I)		(in accord	oups <u>1</u> / lance with 535, table III)	
	Device class M	Device <u>2</u> / class B	Device <u>2</u> / class S	Device class Q	Device class V
Interim electrical parameters, method 5004		1	1	1	1
Static burn-in I, method 1015 (4.2.1a)	<u>3</u> /	Not required	Required <u>4</u> /	Not required	Required <u>4</u> /
Interim electrical parameters, method 5004 (4.2.1b)			1 <u>5</u> /		1 <u>5</u> /
Static burn-in II, method 1015 (4.2.1a)	<u>3</u> /	Required <u>6</u> /	Required <u>4</u> /	Required <u>6</u> /	Required <u>4</u> /
Interim electrical parameters, method 5004 (see 4.2.1b)		1 <u>2</u> /, <u>5</u> /	1 <u>2</u> /, <u>5</u> /	1 <u>2</u> /, <u>5</u> /	1 <u>2</u> /, <u>5</u> /
Dynamic burn-in I, method 1015 (4.2.1a)	<u>3</u> /	Not required	Required <u>4</u> /	Not required	Required <u>4</u> /
Interim electrical parameters, method 5004 (4.2.1b)			1 <u>5</u> /		1 <u>5</u> /
Final electrical parameters, method 5004	1, 2, 3, 7, 8, 9 <u>2</u> /	1, 2, 7, 9 <u>2</u> /, <u>6</u> /	1, 2, 7, 9 <u>2</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>2</u> /, <u>6</u> /	1, 2, 3, 7,8, 9, 10, 11 <u>2</u> /
Group A test requirements, method 5005 (4.4.1)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group B end-point electrical parameters, method 5005 (4.4.2)			1, 2, 3, 7, 8, 9, 10, 11 <u>5</u> /		
Group C end-point electrical parameters, method 5005 (4.4.3)	1, 2, 3	1, 2 <u>5</u> /		1, 2, 3 <u>5</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>5</u> /
Group D end-point electrical parameters, method 5005 (4.4.4)	1, 2, 3	1, 2	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters, method 5005 (4.4.5)	1, 7, 9	1, 7, 9	1, 7, 9	1, 7, 9	1, 7, 9

TABLE IIA. Electrical test requirements.

See footnotes on next sheet.

STANDARD MICROCIRCUIT DRAWING

SIZE A

REVISION LEVEL

F

5962-87663

21

SHEET

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

TABLE IIA. Electrical test requirements - Continued.

- 1/ Blank spaces indicate tests are not applicable.
- 2/ PDA applies to subgroup 1 (see 4.2.3). For device classes S and V, PDA applies to subgroups 1 and 7 (see 4.2.3).
- 3/ The burn-in shall meet the requirements of 4.2.1a herein.
- <u>4</u>/ On all class S lots, the device manufacturer shall maintain read-and-record data (as a minimum on disk) for burn-in electrical parameters (group A, subgroup 1), in accordance with method 5004 of MIL-STD-883. For pre-burn-in and interim electrical parameters, the read-and-record requirements are for delta measurements only.
- 5/ Delta limits shall be required only on table IA, subgroup 1. The delta values shall be computed with reference to the previous interim electrical parameters. The delta limits are specified in table IIB.
- 6/ The device manufacturer may at his option either complete subgroup 1 electrical parameter measurements, including delta measurements, within 96 hours after burn-in completion (removal of bias); or may complete subgroup 1 electrical measurements without delta measurements within 24 hours after burn-in completion (removal of bias). When the manufacturer elects to perform the subgroup 1 electrical parameter measurements without delta measurements, there is no requirement to perform the pre-burn-in electrical tests (first interim electrical parameters test in table IIA).

4.2.2 Additional criteria for device classes B, S, Q, and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V or S beyond the requirements of device class Q or B shall be as specified in MIL-PRF-38535, appendix B.
- 4.2.3 Percent defective allowable (PDA).
 - a. The PDA for class S or V devices shall be 5 percent for static burn-in and 5 percent for dynamic burn-in, based on the exact number of devices submitted to each separate burn-in.
 - b. Static burn-in I and II failures shall be cumulative for determining the PDA.
 - c. The PDA for class B or Q devices shall be in accordance with MIL-PRF-38535 for static burn-in. Dynamic burn-in is not required.
 - d. The PDA for class M devices shall be in accordance with MIL-PRF-38535, appendix A for static burn-in and dynamic burn-in.
 - e. Those devices whose measured characteristics, after burn-in, exceed the specified delta limits or electrical parameter limits specified in table I, subgroup I, are defective and shall be removed from the lot. The verified number of failed devices times 100 divided by the total number of devices in the lot initially submitted to burn-in shall be used to determine the percent defective for the lot, and the lot shall be accepted or rejected based on the specified PDA.

4.3 <u>Qualification inspection for device classes B, S, Q, and V</u>. Qualification inspection for device classes B, S, Q, and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87663
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 22

Parameter <u>1</u> /	Symbol	Device types	Delta limits
Supply current	I _{CCH} , I _{CCL} , I _{CCZ}	01 <u>2</u> /	±100 nA
		03	±300 nA
Supply current delta	ΔI_{CC}	03	±0.4 mA
Input current low level	IIL	03	±20 nA
Input current high level	I _{IH}	03	±20 nA
Output voltage low level	V _{OL}	03	±0.04 V
$V_{CC} = 5.5 \text{ V} \text{ I}_{OL} = 24 \text{ mA}$			
Output voltage high level	V _{OH}	03	±0.20 V
V _{CC} = 5.5 V I _{OH} = -24 mA			

TABLE IIB. Burn-in and operating life test, delta parameters (+25°C).

1/ These parameters shall be recorded before and after the

required burn-in and life tests to determine delta limits.

2/ This parameter is not production tested.

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes B, S, Q, and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Latch-up and ground bounce tests are required for device classes B, S, Q, and V. These tests shall be performed only for initial qualification and after process or design changes which may affect the performance of the device. Latch-up tests shall be considered destructive. For latch-up and ground bounce tests, test all applicable pins on five devices with zero failures.
- c. C_{IN}, C_{I/O}, and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} and C_{I/O} shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table IA herein. For C_{IN}, C_{I/O}, and C_{PD}, test all applicable pins on five devices with zero failures.
- d. For device classes B, S, Q, and V, subgroups 9 and 11 tests shall be measured only for initial qualification and after process or design changes which may affect dynamic performance.
- e. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 3 herein. The test vectors used to verify the truth table shall test all possible input to output logic patterns. For device classes B, S, Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.

4.4.2 <u>Group B inspection</u>. When applicable, the group B inspection end-point electrical parameters shall be as specified in table IIA herein. For device class S steady-state life tests, the test circuit shall be maintained by the manufacturer and made available to the acquiring or preparing activity upon request.

4.4.3 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87663
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	23

- 4.4.3.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - b. $T_A = +125^{\circ}C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.3.2 <u>Additional criteria for device classes B, S, Q, and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.4 <u>Group D inspection</u>. Group D inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.5 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes B, S, Q, and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table IA at T_A = +25°C ±5°, after exposure, to the subgroups specified in table IIA herein.
- c. RHA tests for device classes M, B, S, Q, and V for levels M, D, P, L, R, and F shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes which may affect the RHA performance of the device.
- d. Prior to irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table IA for subgroups specified in table IIA herein.

4.4.5.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, condition A and as specified herein. Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization. Devices shall be biased as follows:

- a. Device type 01:
 - (1) Inputs tested high, V_{CC} = 5.5 V dc +5%, R_{CC} = 10 Ω ±20%, V_{IN} = 5.0 V dc +5%, R_{IN} = 1 k Ω ±20% and all outputs are open.
 - (2) Inputs tested low, V_{CC} = 5.5 V dc +5 %, R_{CC} = 10 Ω ±20%, V_{IN} = 0.0 V dc, R_{IN} = 1 k Ω ±20% and all outputs are open.
- b. Device type 03:
 - (1) Inputs tested high, V_{CC} = 5.5 V dc ±5%, V_{IN} = 5.0 V dc +10%, R_{IN} = 1 k Ω ±20%, and all outputs are open.
 - (2) Inputs tested low, V_{CC} = 5.5 V dc ±5%, V_{IN} = 0.0 V dc, R_{IN} = 1 k Ω ±20%, and all outputs are open.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87663
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	24

4.4.5.1.1 <u>Accelerated annealing test</u>. Accelerated annealing tests shall be performed on all devices requiring an RHA level greater that 5K rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limit at $+25^{\circ}$ C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.

4.4.5.2 <u>Single event phenomena (SEP)</u>. When specified in the purchase order or contract, SEP testing shall be required on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:

- a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. $0^\circ \le$ angle $\le 60^\circ$). No shadowing of the ion beam due to fixturing or package related effects is allowed.
- b. The fluence shall be ≥ 100 errors or $\geq 10^7$ ions/cm².
- c. The flux shall be between 10² and 10⁵ ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
- d. The particle range shall be ≥ 20 microns in silicon.
- e. The upset test temperature shall be +25°C and the latchup test temperature is maximum rated operating temperature ± 10 °C.
- f. Bias conditions shall be defined by the manufacturer for latchup measurements.
- g. For SEP test limits, see table IB herein.

4.5 <u>Methods of inspection</u>. Methods of inspection shall be specified as follows:

4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes B, S, Q, and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.1.2 <u>Substitutability</u>. Device classes B and Q devices will replace device class M devices.

6.1.2.1 <u>Substitution data</u>.

New PIN

Old PIN

5962-8766301MRA	5962-8766301RA
5962-8766301MSA	5962-8766301SA
5962-8766301M2A	5962-87663012A

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87663
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	25

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes B, S, Q, and V</u>. Sources of supply for device classes B, S, Q, and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

6.7 <u>Additional information</u>. When specified in the purchase order or contract, a copy of the following additional data shall be supplied.


- a. RHA upset levels.
- b. Test conditions (SEP).
- c. Number of upsets (SEP).
- d. Number of transients (SEP).
- e. Occurrence of latchup (SEP).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87663
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	26

A.1 SCOPE

A.1.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QM plan for use in monolithic microcircuits, multi-chip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device class V) are reflected in the Part or Identification Number (PIN). When available, a choice of Radiation Hardiness Assurance (RHA) levels are reflected in the PIN.

A.1.2 <u>PIN</u>. The PIN is as shown in the following example:



A.1.2.1 <u>RHA designator</u>. Device classes Q and V RHA identified die meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.

A.1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
03	54ACT245	Octal transceiver with three-state outputs, TTL compatible inputs

A.1.2.3 <u>Device class designator</u>. Device class Q designator will not be included in the PIN and will not be marked on the device since the device class designator has been added after the original issuance of this drawing.

Device class

Q or V

Device requirements documentation

Certification and qualification to the die requirements of MIL-PRF-38535

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87663
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 27

A.1.2.4 <u>Die details</u>. The die details designation is a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

A.1.2.4.1 Die physical dimensions.

<u>Die type</u>	Figure number
03	A-1
A.1.2.4.2 Die bonding pad locations and electrical functions.	
<u>Die type</u>	Figure number
03	A-1
A.1.2.4.3 Interface materials.	
<u>Die type</u>	Figure number
03	A-1
A.1.2.4.4 Assembly related information.	
<u>Die type</u>	Figure number
03	A-1

A.1.3 Absolute maximum ratings. See paragraph 1.3 herein for details.

A.1.4 <u>Recommended operating conditions</u>. See paragraph 1.4 herein for details.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87663
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 28

A.2. APPLICABLE DOCUMENTS

A.2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standard, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARD

MIL-STD-883 - Test Method Standard Microcircuits.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

A.2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

A.3 REQUIREMENTS

A.3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

A.3.2 <u>Design, construction and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein and the manufacturer's QM plan for device classes Q and V.

A.3.2.1 <u>Die physical dimensions</u>. The die physical dimensions shall be as specified in A.1.2.4.1 and on figure A-1.

A.3.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in A.1.2.4.2 and on figure A-1.

A.3.2.3 <u>Interface materials</u>. The interface materials for the die shall be as specified in A.1.2.4.3 and on figure A-1.

A.3.2.4 Assembly related information. The assembly related information shall be as specified in A.1.2.4.4 and on figure A-1.

A.3.2.5 <u>Truth table</u>. The truth table shall be as defined in paragraph 3.2.3 herein.

A.3.2.6 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be as defined in paragraph 3.2.7 herein.

A.3.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table IA of the body of this document.

A.3.4 <u>Electrical test requirements</u>. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table IA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87663
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 29

A.3.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in A.1.2 herein. The certification mark shall be a "QML" or "Q" as required by MIL-PRF-38535.

A.3.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see A.6.4 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.

A.3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

A.4 VERIFICATION

A.4.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not affect the form, fit, or function as described herein.

A.4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum, it shall consist of:

- a. Wafer lot acceptance for class V product using the criteria defined in MIL-STD-883, method 5007.
- b. 100% wafer probe (see paragraph A.3.4 herein).
- c. 100% internal visual inspection to the applicable class Q or V criteria defined in MIL-STD-883, method 2010 or the alternate procedures allowed in MIL-STD-883, method 5004.

A.4.3 Conformance inspection.

A.4.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see A.3.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table IIA herein. Group E tests and conditions are as specified in paragraphs 4.4.4 herein.

A.5 DIE CARRIER

A.5.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

A.6 NOTES

A.6.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications, and logistics purposes.

A.6.2 <u>Comments</u>. Comments on this appendix should be directed to DSCC-VA, Columbus, Ohio 43218-3990 or telephone (614) 692-0547.

A.6.3 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.


A.6.4 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see A.3.6 herein) to DSCC-VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87663
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	30

Die physical dimensions.

Die size:	2408 x 2250 μm
Die thickness:	285 ±25 μm

Die bonding pad locations and electrical functions.



Top metallization:	Al Si Cu	0.85 μm
Backside metallization:	None	
Glassivation.		
Type: Thickness:	P. Vapox + Nitrio 0.5 μm – 0.7 μm	
Substrate:	Silicon	
Assembly related information.		
Substrate potential:	Floating or tied t	o GND
Special assembly instructions:	Bond pad #20 (\	/ _{CC}) first

FIGURE A-1 – Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87663
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	32

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 07-05-25

Approved sources of supply for SMD 5962-87663 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8766301RA	0C7V7	54ACT245DMQB
5962-8766301SA	0C7V7	54ACT245FMQB
5962-87663012A	0C7V7	54ACT245LMQB
5962-8766301MRA	01295	SNJ54ACT245J
5000 070000 (11/0.4	0C7V7	54ACT245DMQB
5962-8766301MSA	27014 01295	54ACT245FMQB SNJ54ACT245W
	0C7V7	54ACT245FMQB
5962-8766301M2A	01295	SNJ54ACT245FK
	0C7V7	54ACT245LMQB
5962-8766301BRA	0C7V7	JM54ACT245BRA
5962-8766301B2A	0C7V7	JM54ACT245B2A
5962-8766301BSA	0C7V7	JM54ACT245BSA
5962-8766301SRA	01295	SNV54ACT245J
5962-8766301SSA	01295	SNV54ACT245W
5962-8766301S2A	<u>3</u> /	54ACT245
5962-8766302M3A	3V146	54ACT11245/B3A
5962-8766302MLA	3V146	54ACT11245/BLA
5962-8766303QXA	<u>3</u> /	54ACT245K02Q
5962-8766303QXC	<u>3</u> /	54ACT245K01Q
5962-8766303VXA	<u>3</u> /	54ACT245K02V
5962-8766303VXC	<u>3</u> /	54ACT245K01V
5962R8766301BRA	<u>3</u> /	JM54ACT245BRA-R
5962R8766301BSA	<u>3</u> /	JM54ACT245BSA-R
5962R8766301B2A	<u>3</u> /	JM54ACT245B2A-R
5962R8766301SRA	27014	JM54ACT245SRA-R
5962R8766301SSA	27014	JM54ACT245SSA-R
5962R8766301S2A	27014	JM54ACT245S2A-R
5962F8766303QXA	F8859	RHFACT245K02Q
5962F8766303QXC	F8859	RHFACT245K01Q
5962F8766303VXA	F8859	RHFACT245K02V
5962F8766303VXC	F8859	RHFACT245K01V
5962F8766303QRA	F8859	RHFACT245D04Q
5962F8766303QRC	F8859	RHFACT245D03Q
5962F8766303VRA	F8859	RHFACT245D04V
5962F8766303VRC	F8859	RHFACT245D03V
5962F8766303V9A	F8859	ACT245DIE2V

See footnotes on next sheet.

<u>1/</u>	The lead finish shown for each PIN representing a hermetic package is the	
	most readily available from the manufacturer listed for that part. If the desired	
	lead finish is not listed, contact the vendor to determine its availability.	

- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE number	Vendor name and address	
27014	National Semiconductor 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090	
01295	Texas Instruments Inc. Semiconductor Group 8505 Forest Ln. P.O. Box 660199 Dallas, TX 75243 Point of contact: U.S. Highway 75 South P.O. Box 84, M/S 853 Sherman, TX 75090-9493	
F8859	ST Microelectronics 3 rue de Suisse CS 60816 35208 RENNES cedex2 – France	
3V146	Rochester Electronics 16 Malcolm Hoyt Drive Newburyport, MA 01950	
0C7V7	QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051	

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Bus Transceivers category:

Click to view products by E2v manufacturer:

Other Similar products are found below :

 74LS645N
 DS8838
 FXL4TD245UMX
 IDT74CBTLV3257PGG
 74LVT245BBT20-13
 5962-8683401DA
 PCA9617ADMR2G
 5962

 8953501KA
 5962-86834012A
 5962-7802301Q2A
 5962-7802002MFA
 5962-7802001MFA
 74VHCV245FT(BJ)
 NCV7349D13R2G

 TC74VCX164245(EL,F
 MC74LCX245MNTWG
 TC7WPB8306L8X,LF(S
 TC7WPB9307FC(TE85L
 74FCT16245CTPVG8

 74FCT16543CTPVG
 74FCT245CTPYG8
 MM74HC245AMTCX
 74LVCH16245APVG
 74LVX245MTC
 5962-9221405M2A
 NTS0102DP

 Q100H
 74ALVC16245MTDX
 74ALVCH32245BF
 74FCT163245APVG
 74FCT245CTQG
 74FCT3245AQG

 74LCXR162245MTX
 74VHC245M
 TC7WPB9306FC(TE85L
 TC7WPB9306FK(T5L,F
 JM38510/65553BRA
 ST3384EBDR

 74LVC1T45GF,132
 74AVC4TD245BQ,115
 PQJ7980AHN/C0JL,51
 MC100EP16VBDG
 FXL2TD245L10X
 74LVC1T45GM,115

 TC74AC245P(F)
 PSB21150F S LLHR
 SNJ54AHC245J
 SNJ54AHC245J KNJ54AHC245J
 SNJ54AHC245J